• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.34 no.4
• /
• pp.246-250
• /
• 2021

TFTs technologies with as high mobility as possible is essential for high-performance large displays. TFTs using nanocrystalline silicon thin films can achieve higher mobility. In this work, the change of the crystalline volume fraction at different hydrogen dilution ratios was investigated by depositing nc-Si:H thin films using PECVD. It was observed that increasing hydrogen dilution ratio increased not only the crystalline volume fraction but also the crystallite size. The thin films with a high crystalline volume fraction (55%) and a low defect density (10¹⁷ cm^-3·eV^-1) were used as top gate TFTs channel layer, leading to a high mobility (55 cm²/V·s). We suggest that TFTs of high mobility to meet the need of display industries can be benefited by the formation of thin film with high crystalline volume fraction as well as low defect density as a channel layer.

• Proceedings of the KSME Conference
• /
• 2007.05b
• /
• pp.2182-2187
• /
• 2007

The relative contributions of phonon and electron to the thermal conductivity of silicon film with varying doping density are evaluated from the modified electron-phonon interaction model, which is applicable to the micro/nanoscale simulation of energy transport between energy carriers. The thermal conductivities of intrinsic silicon layer thicknesses from 20 nm to 500 nm are calculated and extended to the variation in n-type doping densities from 1.0 ${\times}$ $10^{18}$ to 5.0 ${\times}$ $10^{20}$ $cm^{-3}$, which agree well with the experimental data and theoretical model. From simulation results, the phonon and electron contributions to thermal conductivity are extracted. The electron contribution in the silicon is found to be not negligible above $10^{19}$ $cm^{-3}$, which can be classified as semimetal or metal by the value of its electrical resistivity at room temperature. The thermal conductivity due to electron is about 57.2% of the total thermal conductivity at doping concentration 5.0 ${\times}$ $10^{20}$ $cm^{-3}$ and silicon film thickness 100 nm.

• Proceedings of the KIEE Conference
• /
• 2011.07a
• /
• pp.1684-1685
• /
• 2011

This paper presents a theoretical and numerical analysis for thermal isolation of silicon micro-structures, especially for a large size with poor thermal conductivity, as well as straightforward solution for such an issue. Additional metal patterns underneath the silicon structures effectively reduces the thermal isolation. Heat transfer mechanism is analyzed using an equivalent circuit of thermal network including plasma, a heat source, heat capacitors, and thermal resistances. The FEM simulation was carried out to investigate the temperature change of silicon micro-structures according to process time. The temperature of silicon micro-structures with 2 ${\mu}m$ thick chrome layer at a steady state is $86^{\circ}C$, an approximately 40% decrease from the silicon microstructure without thin metal ($122^{\circ}C$)

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2003.03a
• /
• pp.107-107
• /
• 2003

원자층 증착(ALD, Atomic Layer Deposition)기술은 기판 표면에서의 self-limiting reaction을 통해 매우 얇은 박막을 형성할 수 있고, 두께 및 조성 제어를 정확히 할 수 있으며, 복잡한 형상의 기판에서도 100%에 가까운 step coverage를 얻을 수 있어 초미세패턴의 형성과 매우 얇은 두께에서 균일한 물리적, 전기적 특성이 요구되는 초미세 반도체 공정에 적합하다. 특히 반도체의 logic 및 memory 소자의 gate 공정에서 절연막과 보호막으로, 그리고 배선공정에서는 층간절연막(ILD, Inter Layer Dielectric)으로 사용하는 silicon oxide 박막에 적용될 경우, LPCVD 방법에 비해 낮은 온도에서 증착이 가능해 boron과 같은 dopant들의 확산을 최소화하여 transistor 특성 향상이 가능하며, PECVD 방법에 비해 전기적·물리적 특성이 월등히 우수하고 대면적 uniformity 증가가 기대된다. 본 연구에서는 자체적으로 설계 및 제작한 장비를 이용하여 silicon oxide 박막을 ALD 방법으로 증착하고 그 특성을 살펴보았다. 먼저, cycle 수에 따른 증착 박막 두께의 linearity를 통해서 원자층 증착(ALD)임을 확인할 수 있었으며, reactant exposure(L)와 증착 온도에 따른 deposition rate 변화를 알아보았다 Elipsometer를 이용해 증착된 silicon oxide 박막의 두께 및 굴절률과 그 uniformity를 관찰하였고, AES 및 XPS 분석 장비로 박막의 조성비와 불순물 성분을 살펴보았으며, 증착 박막의 치밀성 평가를 위해 HF etchant로 wet etch rate를 측정하여 물리적 특성을 정리하였다. 특히, 기존의 박막 증착 방법인 LPCVD와 PECVD에 의한 silicon oxide박막의 물성과 비교, 평가해 보았다. 나아가 적절한 촉매 물질을 선정하여 원자층 증착(ALD) 공정에 적용하여 그 효과도 살펴보았다.

• Analytical Science and Technology
• /
• v.24 no.2
• /
• pp.105-112
• /
• 2011

Syntheses and property analysis of hydropolysilanes were studied. Those hydropolysilanes can be utilized as precursors for amorphous silicon and polycrystallline silicon for the purpose of the solar cell and the thin film transister for the next generation's semiconductors. Most important characteristics of this study are to find optimized conditions for the synthesis and property analysis of soluble hydropolysilanes. Also the possibility of pyrolytic conversion to amorphous and polycrystalline silicon was investigated.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2010.06a
• /
• pp.365-365
• /
• 2010

In this paper, silicon nitride thin films with different silane and ammonia gas ratios were deposited and characterized for the antireflection and passivation layer of high efficiency single crystalline silicon solar cells. As the flow rate of the ammonia gas increased, the refractive index decreased and the band gap increased. Consequently, the transmittance increased due to the higher band gap and the decrease of the defect states which existed for the 1.68 and 1.80 eV in the SiNx films. The reduction in the carrier lifetime of the SiNx films deposited by using a higher $NH_3/SiH_4$ flow ratio was caused by the increase of the interface traps and the defect states in/on the interface between the SiNx and the silicon wafer. The silicon and nitrogen rich films are not suitable for generating both higher carrier lifetimes and transmittance. These results indicate that the band gap and the defect states of the SiNx films should be carefully controlled in order to obtain the maximum efficiency for c-Si solar cells.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.52 no.7
• /
• pp.293-297
• /
• 2003

Silicon dioxide (SiO$_2$) layers were fabricated on Si$_3$N$_4$/SiO$_2$/Si layer structures by low pressure chemical vapor deposition (LPCVD). Potassium and aluminum were then coimplanted by implanting potassium ions with the energy of 100 ［keY］ and dose of 5x10$^{16}$ [cm￣$^2$］ and 1x10$^{17}$ [cm￣$^2$］ into an aluminum buffer layer on the SiO$_2$Si$_3$N4/SiO$_2$/Si structure. The pH, pNa, and pK ion sensitivities of the resulting layers were investigated and compared to those of as-deposited silicon dioxide layer. The pK-sensitivity of the silicon dioxide was enhanced by the K and Al coimplantation. On the contrary, the pH and pNa-sensitivities of the coimplanted silicon dioxides were quite lower than that of the as-deposited silicon dioxide.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.29 no.6
• /
• pp.370-375
• /
• 2016

In this paper, we investigated the electrical properties of crystalline silicon solar cell fabricated with Ni/Cu/Ag plating. The laser process was used to ablate silicon nitride layer as well as to form the selective emitter. Phosphoric acid layer was spin-coated to prevent damage caused by laser and formed selective emitter during laser process. As a result, the contact resistance was decreased by lower sheet resistance in electrode region. Low sheet resistance was obtained by increasing laser current, but efficiency and open circuit voltage were decreased by damage on the wafer surface. KOH treatment was used to remove the laser damage on the silicon surface prior to metalization of the front electrode by Ni/Cu/Ag plating. Ni and Cu were plated for each 4 minutes and 16 minutes and very thin layer of Ag with $1{\mu}m$ thickness was plated onto Ni/Cu electrode for 30 seconds to prevent oxidation of the electrode. The silicon solar cells with KOH treatment showed the 0.2% improved efficiency compared to those without treatment.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2000.04b
• /
• pp.134-138
• /
• 2000

The physical, electrical and piezoresitive characteristics of CrN(chromiun nitride) thin-films on silicon substrates have been investigated for use as strain gauges. The thin-film depositions have been carried out by DC reactive magnetron sputtering in an argon-nitrogen atmosphere(Ar-(5~25 %)$N_2$). The deposited CrN thin-films with thickness of $3500{\AA}$nd annealing conditions($300^{\circ}C$, 48 hr) in Ar-10 % $N_2$ deposition atmosphere have been selected as the ideal piezoresistive material for the strain gauges. Under optimum conditions, the CrN thin-films for the strain gauges is obtained a high electrical resistivity, $\rho=1147.65\;{\mu}{\Omega}cm$, a low temperature coefficient of resistance, TCR=-186 ppm/$^{\circ}C$ and a high temporal stability with a good longitudinal gauge factor, GF=11.17.

• Carbon letters
• /
• v.12 no.4
• /
• pp.218-222
• /
• 2011

Well-aligned multi-walled carbon nanotubes (MWCNTs) were successfully synthesized by catalytic chemical vapor deposition using a hydrogen sulfide ($H_2S$) additive onto Al/Fe thin film deposited on Si wafers. Transmission electron microscopy images indicated that the as-grown carbon products were thin MWCNTs with small outer diameters of less than 10 nm. $H_2S$ plays a key role in synthesizing thin MWCNTs with a large inside hollow core. The well-aligned thin MWCNTs showed a low turn-on voltage of about 1.1 V/${\mu}m$ at a current density of 0.1 ${\mu}A/cm^2$ and a high emission current of about 1.0 mA/$cm^2$ at a bias field of 2.3 V/${\mu}m$. We suggest a possible growth mechanism for the well-aligned thin MWCNTs with a large inside hollow core.