• Bulletin of the Korean Space Science Society
• /
• 2004.10b
• /
• pp.293-295
• /
• 2004

The Engineering Model of on-board computer was developed and tested completely with other sub-systems for STSAT-2. We designed the on-board computer of STSAT-2 which has some improved features compared with that of STSAT-l. A remarkable change is that the on-board computer has a structure of centeralized network communication without a Network Controller of the STSAT-l. That is, the on-board computer directly manages a satellite network. In addition, as many logics are implemented by Field Programmable Gate Array, so we can reduce the weight and size of on-board computer. Also, the developed on-board computer has more improved tolerance against Single Event Upsets and faults than that of the STSAT-l.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.45 no.10
• /
• pp.10-16
• /
• 2008

Generally, the satellite circling round in a low orbit goes through Van Allen belt connecting with the magnetic fold, in which electronic components are easily damaged and shortened by charged particles moving in a cycle between the South Pole and the North Pole. In particular, Single Event Upset(SEU) by radiation could cause electronic device on satellite to malfunction. Based on the idea mentioned above, this study considersabout SEU effect on the On-board Computer(OBC) of STSAT-1 in the space environment radiation, and shows algorithm to cope with SEUs. In this experiment, it also is shown that the repetitive memory read/write operation called memory wash is needed to prevent the accumulation of SEUs and the choice for the period of memory wash is examined. In conclusion, it is expected that this research not only contributes to understand low capacity of On-board Computer(OBC) on Low Earth Orbit satellite(LEOS) and SaTReC Technology satellite(STSAT) series, but also makes good use of each module development of Korea Multi-Purpose Satellite(COMPSAT) series.

• Journal of Satellite, Information and Communications
• /
• v.12 no.3
• /
• pp.103-107
• /
• 2017

The Satellite OBC(On Board Computer) manages critical functionality such as satellite attitude control, fault management, payload management, command/telemetry processing etc. The OBC consist of various modules. Each module perform mission critical operation. So all modules designed as hot or cold redundancy architecture. The redundancy design gives a guarantee high reliability and it allows normal operation of satellite using reconfiguration capability. In this paper, introduces reconfiguration unit operation and describe the results of testing in the ETB.

• Journal of Astronomy and Space Sciences
• /
• v.23 no.4
• /
• pp.445-452
• /
• 2006

In this paper, the conceptual design of satellite digital base put which is based upon data interface between satellite on-board computer and remote devices like satellite sub-components is presented. This conceptual design shows the unification of the interface between on-board computer and satellite remote devices and the hierarchical results of the interface level. A comparison of different system and merits and demerits of digital base part coming from this conceptual design is performed.

• Aerospace Engineering and Technology
• /
• v.4 no.2
• /
• pp.79-87
• /
• 2005

This paper describes a new on-board computer design for the next generation satellite. The new on-board computer utilizes centralized processing architecture with MCMERC325C CPU based on functional modular design concepts. The on-board computer consists of PM32 Module, TC-TM Module, IO Module and Power module. The IEEE-1355 DS/DE, or SpaceWire, provides a standard communication interface between module. It also provides simple cross-strap design for redundancy management and increases re-usability of the modules.

• Proceedings of the KIEE Conference
• /
• 2005.05a
• /
• pp.194-196
• /
• 2005

The command processor in satellite handles the capability of the process of command transmitted from ground station and deliver the processed data to on board computer in satellite. The command processor is consisted of redundant box to increase the reliability and availability of the capability. At each command processor, the processing time of each command processor is different, so the mismatch of processing time makes it difficult to timely synchronize the reception to on board computer and even will be became worse under the command processor's fault. To minimize the tine loss induced by the command processor's fault on board computer must analyze the time distribution of command propagation. This paper presents the logic of minimizing the delay error of command propagation the logic of analyzing the output of command processor.

• Journal of Institute of Control, Robotics and Systems
• /
• v.13 no.6
• /
• pp.519-524
• /
• 2007

The OBC(on-board computer) of a satellite which plays a role of the controller for the satellite should be equipped with preventive measures against transient errors caused by SEU(single event upset). Since memory devices are pretty much susceptible to these transient errors, it is essential to protect memory devices against SFU. A common method exploits an error detection and correction code and additional memory devices, combined with periodic memory scrubbing. This paper proposes an effective memory scrubbing scheme for the OBC of STSAT-2. The memory system of the OBC is briefly mentioned and the reliability of the information stored in the memory system is analyzed. The result of the reliability analysis shows that there exist optimal scrubbing periods achieving the maximum reliability for allowed overall scrubbing overhead and they are dependent on the significance of the information stored. These optimal scrubbing periods from a reliability point of view are derived analytically.

• Bulletin of the Korean Space Science Society
• /
• 2004.10b
• /
• pp.364-367
• /
• 2004

This paper presents the flight software of KoDSat (KSLV-l Demonstration Satellite) which performs demonstrating the KSLV-l (Korea Space Launch Vehicle-l)'s satellite launch capability. The KoDSat Flight Software executes in a single-processor, multi-function flight computer on the spacecraft, the OBC (On Board Computer). The flight software running on the single processor is responsible for all real-time processing associated with: processor startup and hardware initialization, task scheduling, RS422 handling function, command and data handling including uplink command and down-link telemetry, attitude determination and control, battery state of charge monitoring and control, thermal control processing.

• Journal of Satellite, Information and Communications
• /
• v.9 no.4
• /
• pp.97-103
• /
• 2014

In order to verify normal operation of satellite OBC(On Board Computer), it is essential that processor monitoring and debugging. So we are using the GRMON of Aeroflex Gaisler. It provides a lot of features for debugging of LEON processor but we can't use that features on the NGSCB(Next Generation Spacecraft Computer Board) except a few things. So the cost-effectiveness is very low. And for hardware fault injection, we are using a method of modify satellite flight software, because we can't modify GRMON. This method can not guarantee normal operation of the satellite flight software. So in this paper we were developed the processor monitoring and fault injection tool for NGSCB.

• Proceedings of the KSRS Conference
• /
• 2007.10a
• /
• pp.175-178
• /
• 2007

COMS (Communication Ocean Meteorological Satellite) is the geostationary satellite being developed by Korea Aerospace Research Institute for multi-mission: experimental communication, ocean monitoring and meteorological observations. The COMS operation is controlled by the on-board software running on the spacecraft central computer. The software is written in ADA language and developed under the software life cycle: Requirement analysis, Design, Implementation, Component test and Integration test. Most functional requirements are tested at component level on a software component testing tool, ATTOL. ATTOL provides a simple way to define the test cases and automates the test program generation, test execution and test analysis. When two or more verified components are put together, the integration test starts to check the non-functional requirements: real-time aspect, performance, the HW/SW compatibility and etc. This paper introduces the COMS on-board software and explains what to test and how to test the on-board software at component level using ATTOL.