• Title/Summary/Keyword: SD/HD video

Search Result 26, Processing Time 0.033 seconds

Implementation of a Real Time Watermarking Hardware System for Copyright Protection of a Contents in Digital Broadcasting (디지털 방송에서 콘텐츠의 저작권 보호를 위한 실시간 워터마킹 하드웨어 시스템 구현)

  • Jeong, Yong-Jae;Kim, Jong-Nam;Moon, Kwang-Seok
    • The Journal of the Korea Contents Association
    • /
    • v.9 no.9
    • /
    • pp.51-59
    • /
    • 2009
  • A watermarking for copyright protection of digital contents for broadcasting have to be made for a real-time system. In this paper, we propose a real-time video watermarking system which is hardware-based watermarking system of SD/HD (standard definition/high definition) video with the STRATIX FPGA device from ALTERA. There was little visual artifact due to watermarking in subjective quality evaluation between the original video and the watermarked one in our experiment. Embedded watermark was extracted after robustness testscalled natural video attacks such as A/D (analog/digital) conversion. Our implemented watermarking hardware system can be useful in movie production and broadcasting companies that requires real-time contents protection systems.

Implementation of A Real Time Watermark Embedding System for Copyright Protection of Digital Broadcasting Contents (디지털 방송 콘텐츠 저작권 보호를 위한 실시간 워터마크 삽입 시스템 구현)

  • Jeong, Yong-Jae;Park, Sung-Mo;Kim, Jong-Nam;Moon, Kwang-Seok
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.10 no.2
    • /
    • pp.100-105
    • /
    • 2009
  • A watermarking for copyright protection of digital contents for broadcasting have to be made for a real-time system. In this paper, we propose a real-time video watermarking chip and system which is hardware based watermark embedding system of SD/HD video. Our chip is implemented by FPGA which is STRATIX device from ALTERA, and our system is implemented by GS1560A and GS1532 devices from GENNUM for HD/SD video signal processing. There was little visual artifact due to watermarking in subjective quality evaluation between the original video and the watermarked one. Embedded watermark was all extracted after a robustness test called natural video attacks such as A/D conversion and MPEG compression. Our implemented watermarking hardware system can be useful in movie production and broadcasting companies that requires real-time based copyright protection system.

  • PDF

A Study on Tapeless HD Format Editing -Focus on video editing using PMW-EX3 and Avid Media Composer- (테이프리스 기반의 HD포맷 편집에 관한 연구 -PMW-EX3와 Avid Media Composer를 이용한 영상편집 중심으로-)

  • Park, Sung-Dae;Han, Soo-Whan
    • Journal of Digital Contents Society
    • /
    • v.10 no.3
    • /
    • pp.461-468
    • /
    • 2009
  • In a recent year, the broadcasting system has been changed from analogue to digital all over the world, not just in Korea, and Korea aims at accomplishing 100% digital broadcasting by 2013. The HD(High Definition) Video Format, which currently plays a key role in digital broadcasting system, has been gradually extended in the field of broadcasting and movie. Additionally, many kinds of camcoders and editing systems have been rapidly converted into the digital types, and they are supporting to photograph and video editing systems with the various types of image formats such as SD(Standard Definition) format, HD format, 2K, 4K, etc. Tape Video Storage System, which has been usually used in the stage of photographing by this day, is gradually evolving into Tapeless Video Data Storage System. Thus in this study, Video Compression method of HD format photographed by Sony PMW-EX3, one of major tapeless camcoders, is studied and also the way of applying it effectively in Avid Media Composer, a non-linear editing system, is discussed.

  • PDF

Effective SoC Architecture of a VDP for full HD TVs (Full HD TV를 위한 효율적인 VDP SoC 구조)

  • Kim, Ji-Hoon;Kim, Young-Chul
    • Smart Media Journal
    • /
    • v.1 no.1
    • /
    • pp.1-9
    • /
    • 2012
  • This Paper proposes an effective SoC hardware architecture implementing a VDP for Full HD TVs. The proposed architecture makes real time video processing possible with supporting efficient bus architecture and flexible interface. Video IP cores in the VDP are designed to provide a high quality of improved image enhancement function. The Avalon interface is adopted to guarantee real-time capability to IPs as well as SoC integration. This leads to reduced design time and also enhanced designer's convenience due to the easiness in IP addition, deletion, and revision for IP verification and SoC integration. The embedded software makes it possible to implement flexible real-time system by controlling setting parameter details and data transmitting schemes in real-time. The proposed VDP SoC design is implemented on Cyclon III SoPC platform. The experimental results show that our proposed architecture of the VDP SoC successfully provides required quality of Video image by converting SD level input to Full HD level image.

  • PDF

Mobile Interactive Broadcasting Learning Solution Study on Development of Education (모바일 양방향 화상 교육시스템 개발에 관한 연구)

  • Kim, Tai-Dal;Lee, Byung-Kwon
    • Journal of Internet Computing and Services
    • /
    • v.13 no.1
    • /
    • pp.57-63
    • /
    • 2012
  • Recently, Development of high-speed internet networks can be a real-time video conference system. SD-quality still images using the software codec system exists, and two-way system with mobile systems, but in most video only send and receive video system. In this study, HD web-cam using the two-way live broadcasts simultaneously in the education system and the mobile system has developed an audible system. In the study using the H.264 standard video compression techniques were applied to high-bandwidth compression technology, smart phones, to develop a streaming server for broadcasting were applied. Video sharing, document, web-sharing was made possible in real time. In addition, the private IP for WiFi zone, available anytime, anywhere that can be converted to a public IP technology, IP tunneling technology applied.

H.264/SVC Spatial Scalability Coding based Terrestrial Multi-channel Hybrid HD Broadcasting Service Framework and Performance Analysis on H.264/SVC (H.264/SVC 공간 계위 부호화 기반 지상파 다채널 하이브리드 고화질 방송 서비스 프레임워크 및 H.264/SVC 부호화 성능 평가)

  • Kim, Dae-Eun;Lee, Bum-Shik;Kim, Mun-Churl;Kim, Byung-Sun;Hahm, Sang-Jin;Lee, Keun-Sik
    • Journal of Broadcast Engineering
    • /
    • v.17 no.4
    • /
    • pp.640-658
    • /
    • 2012
  • One of the existing terrestrial multi-channel DTV service frameworks, called KoreaView, provides four programs, composed of MPEG-2 based one HD video and H.264/AVC based three SD videos within one single 6MHz frequency bandwidth. However the additional 3 SD videos can not provide enough quality due to its reduced spatial resolution and low target bitrates. In this paper, we propose a framework, which is called a terrestrial multi-channel high quality hybrid DTV service, to overcome such a weakness of KoreaView services. In the proposed framework, the three additional SD videos are encoded based on an H.264/SVC Spatial Base layer, which is compliant with H.264/AVC, and are delivered via broadcasting networks. On the other hand, and the corresponding three additional HD videos are encoded based on an H.264/SVC Spatial Enhancement layer, which are transmitted over broadband networks such as Internet, thus allowing the three additional videos for users with better quality of experience. In order to verify the effectiveness of the proposed framework, various experimental results are provided for real video contents being used for DTV services. First, the experimental results show that, when the SD sequences are encoded by the H.264/SVC Spatial Base layer at a target bitrate of 1.5Mbps, the resulting PSNR values are ranged from 34.5dB to 42.9dB, which is a sufficient level of service quality. Also it is noted that 690kbps-8,200kbps are needed for the HD test sequences when they are encoded in the H.264/SVC Spatial Enhancement layer at similar PSNR values for the same HD sequences encoded by MPEG-2 at a target bitrate of 12 Mbps.

An Efficient Architecture of Inter Layer Up-sampling in Scalable Video Decoder (SVC 복호화기에서 Inter Layer 업-샘플링의 효과적인 구조)

  • Ki, Dae-Wook;Kim, Jae-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.3
    • /
    • pp.621-627
    • /
    • 2010
  • This paper proposes an efficient architecture of Inter layer up-sampling in decoder for SVC(scalable video coding). A register bank for horizontal and vertical up-sampling and interpolation units are designed, by introducing the proposed architecture, 41% memory bandwidth is reduced compared to JSVM. For real-time operation for HD 6 layer decoder having CIF, SD, HD resolution for CGS layer, the hardware is designed to operate at 127MHz. The gate count is about 3000.

Automatic Detection of Forgery in Video Frames using Analysis of Imaging Device Profile based Pattern Trace (영상기기의 프로파일 분석 기반 패턴추적에 의한 비디오 프레임의 위변조탐지)

  • Shim, Jae-Youen;Chon, In-Hyuk;Kim, Seong-Whan
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2011.04a
    • /
    • pp.1024-1027
    • /
    • 2011
  • 본 논문은 HD (High-definition) video, SD (Standard-definition) video, low quality video, handset video, 4 가지 Imaging Device 에 대한 프로파일 분석을 통해 비디오 프레임 상에 나타나는 위 변조를 검사하는 방법을 제안한다. High-definition video, Standard-definition video, low quality video, handset video 에 대한 분석을 하고 각 영상의 특이 점을 파악 하여 분류한 클래스에 대한 프로파일검사를 통해 EM Algorithm 을 이용하여 영상의 위 변조를 검사 하고 영상의 신뢰성을 높인다.

A Design of Multi format HD LCD Monitor for Broadcasting (방송용 Multi format HD LCD Monitor의 설계)

  • Han, Sung-Il;Jun, Eung-Sup;Noh, Hyung-Il
    • Journal of the Korea Society of Computer and Information
    • /
    • v.15 no.3
    • /
    • pp.37-43
    • /
    • 2010
  • In this study, the multi format 8.4" LCD monitor for broadcasting has been proposed by the simple circuit design and the efficient processing technique. The small sizing technique, the mixed-type video signal processing technique, the emerging skill of multi-format HD signal to one port, the dividing technique between the analog and digital signal, the embedded audio signal developing technique are the key researches of this study. The proposed multi format 8.4" LCD monitor has been focused on the broadcasting field and has been supposed to have the efficiency at that field.

A Bus Data Compression Method for High Resolution Mobile Multimedia SoC (고해상 모바일 멀티미디어 SoC를 위한 온칩 버스 데이터 압축 방법)

  • Lee, Jin;Lee, Jaesung
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2013.05a
    • /
    • pp.345-348
    • /
    • 2013
  • This paper provides a method for compression and transmission of on-chip bus data. As the data traffic on on-chip buses is rapidly increasing with enlarged video resolutions, many video processor chips suffer from a lack of bus bandwidth and their IP cores have to wait for a longer time to get a bus grant. In multimedia data such as images and video, the adjacent data signals very often have little or no difference between them. Taking advantage of this point, this paper develops a simple bus data compression method to improve the chip performance and presents its hardware implementation. The method is applied to a Video Codec - 1 (VC-1) decoder chip and reduces the processing time of one macro-block by 13.6% and 10.3% for SD and HD videos, respectively.

  • PDF