• 제목/요약/키워드: Phase delay

검색결과 1,044건 처리시간 0.023초

A Current Compensating Scheme for Improving Phase Noise Characteristic in Phase Locked Loop

  • Han, Dae Hyun
    • Journal of Multimedia Information System
    • /
    • 제5권2호
    • /
    • pp.139-142
    • /
    • 2018
  • This work presents a novel architecture of phase locked loop (PLL) with the current compensating scheme to improve phase noise characteristic. The proposed PLL has two charge pumps (CP), main-CP (MCP) and sub-CP (SCP). The smaller SCP current with same time duration but opposite direction of UP/DN MCP current is injected to the loop filter (LF). It suppresses the voltage fluctuation of LF. The PLL has a novel voltage controlled oscillator (VCO) consisting of a voltage controlled resistor (VCR) and the three-stage ring oscillator with latch type delay cells. The VCR linearly converts voltage into current, and the latch type delay cell has short active on-time of transistors. As a result, it improves phase noise characteristic. The proposed PLL has been fabricated with $0.35{\mu}m$ 3.3 V CMOS process. Measured phase noise at 1 MHz offset is -103 dBc/Hz resulting in 3 dBc/Hz phase noise improvement compared to the conventional PLL.

결상 시 누전전류 발생과 오동작 방지 기능을 갖는 결상보호기 개발에 관한 연구 (A Study on Development of Open-Phase Protector Having Leakage Current Generation and Incapable Operation Prevention at Open-Phase Accident)

  • 곽동걸
    • 전기학회논문지
    • /
    • 제64권1호
    • /
    • pp.182-187
    • /
    • 2015
  • In the three-phase power system, when any one-phase or two-phases is open-phase, the unbalanced current flows and the single-phase power supplies to three-phase loads. Specially, motor coil and transformer coil receive over-current. As a result, great damage as well as electrical fire can occur to the power system. In order to improve these problems, this paper proposes that an open-phase detection device is designed by a new algorithm using electric potential difference between the resultant voltage of neutral point and ground, and a control circuit topology of open-phase protector is composed of highly efficient semiconductor devices. It improves response speed and reliability. The control algorithm circuit also operates the cut-off of a conventional residual current protective device (RCD) which flows an enforced leakage current to ground wire at open-phase accident. Furthermore, time delay circuit is added to prevent the incapable operation of open-phase protector about instantaneous open-phase not open-phase fault. The time delay circuit improves more reliability.

32 위상의 출력 클럭을 가지는 125 MHz CMOS 지연 고정 루프 (A 125 MHz CMOS Delay-Locked Loop with 32-phase Output Clock)

  • 이광훈;장영찬
    • 한국정보통신학회논문지
    • /
    • 제17권1호
    • /
    • pp.137-144
    • /
    • 2013
  • 125 MHz 동작 주파수에서 32개의 다중 위상의 클럭을 출력하는 지연 고정 루프(DLL: delay-locked loop)를 제안한다. 제안된 다중 위상 지연 고정루프는 delay line의 differential non-linearity (DNL)를 개선하기 위해 $4{\times}8$ matrix 구조의 delay line을 사용한다. 또한, $4{\times}8$ matrix delay line 입력 단의 네 지점에 공급되는 클럭의 위상을 보정함으로써 제안하는 지연 고정 루프의 integral non-linearity (INL)을 개선한다. 제안된 지연 고정 루프는 1.2 V의 공급전압을 이용하는 $0.11-{\mu}m$ CMOS 공정에서 제작하였다. 제작된 지연 고정 루프는 40 MHz에서 280 MHz의 동작 주파수 범위를 가지며, 125 MHz 동작 주파수에서 측정된 DNL과 INL은 각각 +0.14/-0.496 LSB, +0.46/-0.404 LSB이다. 입력 클럭의 peak-to-peak jitter가 12.9 ps일 때 출력 클럭의 측정된 peak-to-peak jitter는 30 ps이다. 제작된 고정 지연 루프의 면적과 전력 소모는 각각 $480{\times}550{\mu}m^2$과 9.6 mW이다.

A 0.12GHz-1.4GHz DLL-based Clock Generator with a Multiplied 4-phase Clock Using a 0.18um CMOS Process

  • Chi, Hyung-Joon;Lee, Jae-Seung;Sim, Jae-Yoon;Park, Hong-June
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제6권4호
    • /
    • pp.264-269
    • /
    • 2006
  • A $0.12GHz{\sim}1.4GHz$ DLL-based clock generator with the capability of multiplied four phase clock generation was designed using a 0.18um CMOS process. An adaptive bandwidth DLL with a regulated supply delay line was used for a multiphase clock generation and a low jitter. An extra phase detector (PD) in a reference DLL solves the problem of the initial VCDL delay and achieves a fast lock time. Twice multiplied four phase clocks were generated at the outputs of four edge combiners, where the timing alignment was achieved using a coarse lock signal and the 10 multiphase clocks with T/8 time difference. Those four clocks were combined one more time using a static XOR circuit. Therefore the four times multiplication was achieved. With a 1.8V supply, the rms jitter of 2.1ps and the peak-to-peak jitter of 14.4ps were measured at 1.25GHz output. The operating range is $0.12GHz{\sim}1.4GHz$. It consumes 57mW and occupies 450*325um2 of die area.

신호현시 정보 제공 시스템의 시간 지연특성 연구 (A Study on the Time Delay Characteristics of Traffic Signal Phase and Timing Information Providing System)

  • 배정규;서경덕;서우창;서대화
    • 자동차안전학회지
    • /
    • 제14권3호
    • /
    • pp.48-59
    • /
    • 2022
  • A V2X system can be a candidate as a means to increase the stability of autonomous vehicles. In particular, in order to implement a Level 4 or higher autonomous driving system, the application of the V2X system is essential. Wireless communication technologies applicable to the V2X system include WAVE and C-V2X. Currently, the V2X service most used by autonomous driving systems is a service that provides signal phase and timing information and since real-time characteristic is a very important, verification of this service must be done. In this paper, we measured the time delay characteristics for providing signal phase and timing information using WAVE and LTE communication, and proposed a TOD-based signal phase and timing information generation method without using V2X communication system. To analyze the time delay characteristics, RTT (Round Trip Time) was measured as a result of the measurement. Average RTT using WAVE communication was 5.84ms and was 104.15ms with LTE communication. As a result of measuring the error between the signal phase and timing information generated based on TOD and the actual traffic light state, it was measured to be -0.284~3.784sec.

국방무기체계 획득영향요인 상호관계 분석 : 함정획득지연 사례 및 요인 분석을 중심으로 (A Methodology for Analyzing on the Correlation of Factors Affecting the Acquisition of Military Weapons Systems : Focused on Factor Analysis of Naval Ship Acquisition Delay Cases)

  • 황정오;오현승;최봉완;임동순
    • 산업경영시스템학회지
    • /
    • 제43권4호
    • /
    • pp.48-58
    • /
    • 2020
  • Naval weapons systems of the Republic of Korea are acquired through the Defense Planning Management System. Recently, acquisition of some naval ships have been delayed, and the causes of the delays have been recognized as inappropriate project management at the Execution Phase. However, we argue that the delay problem in naval ships acquisition should be approached, with due regard for the entire Defense Planning Management System. That is, We should try to investigate from Planning Phase to those of Programming, Budgeting and Execution Phases. Therefore, in this study, we investigated the actual cases of the delay in naval acquisition at all phases of the Defense Planning Management System. Based on the investigation, we tried to identify the naval ship Acquisition Delay Factors and find out the Weights of those factors. As the next step, we calculated the Influence Measures on the naval missions, including the Cost of Naval Capability Gap derived from the delays in acquisition of naval ships. As a final step, we calculated the Acquisition Delay Measures based on the interrelationship between the Acquisition Delay Factors and the Influence Measures. Then we evaluated and analyzed what the results stand for. Finally, we made suggestions for future improvement. The improvement suggestions we made for preventing delay in acquisition of naval ships in this study are as follows. First, we need a shift in perception. It is necessary to measure the Acquisition Delay Factors in acquiring naval ships and manage them from the Planning Phase. Second, resolution must be concerted efforts. All relevant agencies, not just a few, should work together to resolve the problems of acquisition delay. Third, analysis must be based on the accumulation of data. This allows the elaborating of naval ship Acquisition Delay Factors and Delay Measures. If this research method is applied to other military weapons systems in the future, we may be able to not just identify the Acquisition Delay Factors in acquisition of other military weapons systems, but also pursue improvement in those cases.

위상 검출 방식 레이저 스캐너의 APD bias 전압 특성을 이용한 검출신호세기 제어 방법 (Measured Intensity Control Method of a Phase-shift Measurement Based Laser Scanner by using APD Bias Voltage Characteristic)

  • 장준환;윤희선;황성의;박기환
    • 한국정밀공학회지
    • /
    • 제29권10호
    • /
    • pp.1096-1100
    • /
    • 2012
  • In the phase-shift measurement method, the distance light travels can be obtained based on the phase difference between the reference signal and the measured signal. When the object having various colors is measured, the intensity of the measured signal much varies even at the same distance, and it causes different phase delay due to wide dynamic range input to a signal processing circuit. In this work, an measured intensity control method is proposed to solve this phase delay problem.

위상신호를 이용한 단순평판의 진동계측 (Measurement of Plate Vibration by Using Phase Signals)

  • 함연수;김정수;김관주
    • 소음진동
    • /
    • 제10권6호
    • /
    • pp.949-954
    • /
    • 2000
  • Applicability of the vibration signal phase for predicting the modal damping properties of structures is investigated. For uniform plates with different internal damping levels, the phase delay as a function of the frequency span as well as a function of the distance between the excitation and response measurement points are experimentally obtained. Dependence of the phase characteristics on the amount of structural damping is elucidated -more heavily damped plate shows notably reduced phase delay at intermediate distances. The experimental results compare favorably with analytical predictions, and show much promise for further refinement as a tool for estimating structural properties.

  • PDF

비선형 위상공간에서의 기포 분율 신호의 끌개밀도분식을 이용한 수직 상향 이상유동의 유동패턴분류 (Flow Pattern Identification of Vertical Upward Two-Phase Flow Using the Attractor-Density-Map Analysis of the Void Fraction Signal in the Nonlinear Phase Space)

  • 김남석;이재영
    • 대한기계학회논문집B
    • /
    • 제28권11호
    • /
    • pp.1398-1406
    • /
    • 2004
  • The nonlinear signals from an impedance meter for the area average void fraction in two-phase flow have been analyzed to construct a phase space trajectory. The pseudo phase space was constructed with the time delay and proper dimensions. The time delay and the embedding dimension were chosen by the average mutual information and by the false nearest neighborhood, respectively. The attractor-density-map of projected states was used to produce the two dimensional probability distribution functions (2D-PDF). Since the developed 2D-PDF showed clear distinction of the flow patterns, the flow regime identification was made with three rules and with the 2D-PDF. Also, the transition criteria of Mishima-Ishii agree well with the present results.