• 제목/요약/키워드: Oxide power

검색결과 1,624건 처리시간 0.051초

Electrical Characteristics of SiO2/4H-SiC Metal-oxide-semiconductor Capacitors with Low-temperature Atomic Layer Deposited SiO2

  • Jo, Yoo Jin;Moon, Jeong Hyun;Seok, Ogyun;Bahng, Wook;Park, Tae Joo;Ha, Min-Woo
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제17권2호
    • /
    • pp.265-270
    • /
    • 2017
  • 4H-SiC has attracted attention for high-power and high-temperature metal-oxide-semiconductor field-effect transistors (MOSFETs) for industrial and automotive applications. The gate oxide in the 4H-SiC MOS system is important for switching operations. Above $1000^{\circ}C$, thermal oxidation initiates $SiO_2$ layer formation on SiC; this is one advantage of 4H-SiC compared with other wide band-gap materials. However, if post-deposition annealing is not applied, thermally grown $SiO_2$ on 4H-SiC is limited by high oxide charges due to carbon clusters at the $SiC/SiO_2$ interface and near-interface states in $SiO_2$; this can be resolved via low-temperature deposition. In this study, low-temperature $SiO_2$ deposition on a Si substrate was optimized for $SiO_2/4H-SiC$ MOS capacitor fabrication; oxide formation proceeded without the need for post-deposition annealing. The $SiO_2/4H-SiC$ MOS capacitor samples demonstrated stable capacitance-voltage (C-V) characteristics, low voltage hysteresis, and a high breakdown field. Optimization of the treatment process is expected to further decrease the effective oxide charge density.

전력반도체 응용을 위한 용액 공정 인듐-갈륨 산화물 반도체 박막 트랜지스터의 성능과 안정성 향상 연구 (Solution-Processed Indium-Gallium Oxide Thin-Film Transistors for Power Electronic Applications)

  • 김세현;이정민;;김민규;정유진;백강준
    • 한국전기전자재료학회논문지
    • /
    • 제37권4호
    • /
    • pp.400-406
    • /
    • 2024
  • Next-generation wide-bandgap semiconductors such as SiC, GaN, and Ga2O3 are being considered as potential replacements for current silicon-based power devices due to their high mobility, larger size, and production of high-quality wafers at a moderate cost. In this study, we investigate the gradual modulation of chemical composition in multi-stacked metal oxide semiconductor thin films to enhance the performance and bias stability of thin-film transistors (TFTs). It demonstrates that adjusting the Ga ratio in the indium gallium oxide (IGO) semiconductor allows for precise control over the threshold voltage and enhances device stability. Moreover, employing multiple deposition techniques addresses the inherent limitations of solution-processed amorphous oxide semiconductor TFTs by mitigating porosity induced by solvent evaporation. It is anticipated that solution-processed indium gallium oxide (IGO) semiconductors, with a Ga ratio exceeding 50%, can be utilized in the production of oxide semiconductors with wide band gaps. These materials hold promise for power electronic applications necessitating high voltage and current capabilities.

전력용 피뢰기의 성능확인시험과 평가 분석 (Evaluation and Performance Test of Arresters for Electric Power Distribution)

  • 김석수;김경운;조한구;박태곤
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1999년도 하계학술대회 논문집 E
    • /
    • pp.2329-2331
    • /
    • 1999
  • Metal oxide surge arrester were developed in the late 1970s, and were immediately adopted as significant breakthrough in over voltage protection of power system. Work was continued throughout the world on the design, development and application of metal oxide surge arrester. This paper describes the evaluating test and results of practical use for analyzing the performance of gapless metal oxide surge arresters under various type test.

  • PDF

피뢰기 소자(ZnO)의 열화특성에 관한 연구 (The Study on the Aging Characteristics of the Arrester Block(ZnO))

  • 김찬영;송일근;김주용;정년호
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1998년도 하계학술대회 논문집 D
    • /
    • pp.1459-1461
    • /
    • 1998
  • This paper provides the results of analysis of lightening arrester failed in the field. XRD was used for qualitative analysis and SEM for microstructure analysis of zinc oxide (ZnO) block. The failure of lightening arrester might occur due to the following reasons: the uneven size of zinc oxide grains and cement layers. the re-crystallization of zinc oxide grains resulting from electrical stress around impurities, and the presence of too large pores($\simeq$ 50 ${\mu}m$).

  • PDF

Charge Pump Circuits with Low Area and High Power Efficiency for Memory Applications

  • Kang, Kyeong-Pil;Min, Kyeong-Sik
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제6권4호
    • /
    • pp.257-263
    • /
    • 2006
  • New charge pump circuits with low area and high power efficiency are proposed and verified in this paper. These pump circuits do not suffer the voltage stress higher than $V_{DD}$ across their pumping capacitors. Thus they can use the thin-oxide MOSFETs as the pumping capacitors. Using the thin-oxide capacitors can reduce the area of charge pumps greatly while keeping their driving capability. Comparing the new pump (NCP-2) with the conventional pump circuit using the thick-oxide capacitors shows that the power efficiency of NCP-2 is the same with the conventional one but the area efficiency of NCP-2 is improved as much as 71.8% over the conventional one, when the $V_{PP}/V_{DD}$ ratio is 3.5 and $V_{DD}$=1.8V.

저전력 휴대용 통신단말을 위한 Solution Process를 이용한 고 유전율 Strontium Oxide 배향막의 특성 연구 (Study of Properties of High-K Strontium Oxide Alignment Layer Using Solution Process for Low Power Mobile Information Device)

  • 한정민;김원배
    • 한국위성정보통신학회논문지
    • /
    • 제10권2호
    • /
    • pp.90-94
    • /
    • 2015
  • 본 연구에서는 Solution Process를 적용한 Strontium Oxide를 배향막으로 사용한 경우의 액정배향 특성에 대해서 연구하였다. Stronium Oxide 는 High K 물질로 배향막으로 사용할 경우 임계치 전압을 효율적으로 조절할 수 있는 장점이 있으나, 액정분자와의 배향에 관한 상호관계에 대해서는 많은 연구가 진행되지 않았었다. 0.1~0.4 Mol 롤 농도를 조절한 Strontium Oxide를 Solution Process 로 배향막으로서 제조함으로써, 보다 생산성이 좋은 방법을 제시할 수 있었으며, 재료가 갖는 우수한 특성을 반영한 액정디스플레이의 제조가 가능하였다. 샘플 측정결과 1.447~1.613V 의 임계치 전압특성을 보여주어 기존의 방법으로 제조된 액정디스플레 이와 동등 혹은 우월한 특성을 갖고 있음을 알 수 있었다.

Characteristics of P-channel SOI LDMOS Transistor with Tapered Field Oxides

  • Kim, Jong-Dae;Kim, Sang-Gi;Roh, Tae-Moon;Park, Hoon-Soo;Koo, Jin-Gun;Kim, Dae-Yong
    • ETRI Journal
    • /
    • 제21권3호
    • /
    • pp.22-28
    • /
    • 1999
  • A new tapered TEOS oxide technique has been developed to use field oxide of the power integrated circuits. It provides better uniformity of less than 3 % and reproducibility. On-resistance of P-channel RESURE (REduced SURface Field) LDMOS transistors has been optimized and improved by using a novel simulation and tapered TEOS field oxide on the drift region of the devices. With the similar breakdown voltage, at $V_{gs}$=-0.5V, the specific on-resistance of the LDMOS with the tapered field oxide is about $31.5{\Omega}{\cdot}cm^2$, while that of the LDMOS with the conventional field oxide is about $57m{\Omega}{\cdot}cm^2$.

  • PDF

PECVD법에 의해 제조된 Sb-doped $SnO_2$ 박막의 증착거동 및 전기적 특성 (Deposition Behaviors and Electrical Properties of Sb-doped $SnO_2$ Films by Plasma Enhanced Chemical Vapor Deposition)

  • 김근수;서지윤;이희영;김광호
    • 한국세라믹학회지
    • /
    • 제37권2호
    • /
    • pp.194-200
    • /
    • 2000
  • Sb-doped tin oxide films were deposited on Corning glass 1737 substrate by plasma enhanced chemical vapor deposition(PECVD) technique using a gas mixture of SnCl4/SbCl5/O2/Ar. The deposition behaviors of tin oxide films by PECVD were compared with those by thermal CVD, and effects of deposition temperature, r.f. power and Sb doping on the electrical properties of tin oxide films were investigated. PECVD technique largely increased the deposition rate and smoothed the surface of tin oxide films compared with thermal CVD. Electrical resistivity decreased with doping of Sb due to the increase of carrier concentration. However, large doping of Sb diminished carrier concentration and mobility due to the decrease of crystallinity, which resulted in the increase of electrical resistivity. As the deposition temperature and r.f. power increased, Cl content in the film decreased.

  • PDF

고온 확산공정에 따른 산화막의 전기적 특성 (Electrical Characteristics of Oxide Layer Due to High Temperature Diffusion Process)

  • 홍능표;홍진웅
    • 대한전기학회논문지:전기물성ㆍ응용부문C
    • /
    • 제52권10호
    • /
    • pp.451-457
    • /
    • 2003
  • The silicon wafer is stable status at room temperature, but it is weak at high temperatures which is necessary for it to be fabricated into a power semiconductor device. During thermal diffusion processing, a high temperature produces a variety thermal stress to the wafer, resulting in device failure mode which can cause unwanted oxide charge or some defect. This disrupts the silicon crystal structure and permanently degrades the electrical and physical characteristics of the wafer. In this paper, the electrical characteristics of a single oxide layer due to high temperature diffusion process, wafer resistivity and thickness of polyback was researched. The oxide quality was examined through capacitance-voltage characteristics, defect density and BMD(Bulk Micro Defect) density. It will describe the capacitance-voltage characteristics of the single oxide layer by semiconductor process and device simulation.

박리법을 이용한 그래핀 제조 (Fabrication of Graphene Using Exfoliation Method)

  • 이정수;김부안;문창권
    • 동력기계공학회지
    • /
    • 제18권6호
    • /
    • pp.7-12
    • /
    • 2014
  • The effect of various synthesis conditions in the fabrication of graphene using the exfoliation methods has been investigated. Graphite oxide and graphene fabricated by various synthesis conditions were identified by SEM and XRD. Graphite oxide was made from graphite by the chemical oxidation, and graphene was manufactured from graphite oxide by thermal exfoliation method. As a result, it is confirmed that graphite oxide was well formed from graphite, and the graphene could be obtained from graphite oxide. And it was found that the interlayer spacing between the graphene layers depended on the reaction time and particle size, regardless of the reaction temperature from $5^{\circ}C$ to $25^{\circ}C$.