• Title/Summary/Keyword: Output Area

Search Result 1,450, Processing Time 0.031 seconds

The Major Ripple Effects of the Logistics Industry (Using a MRIO(Multi-Regional Input-Output) Analysis) (물류산업의 주요 경제적 파급효과분석 (MRIO를 이용하여))

  • Choe, Yeong-Yun;Kim, Chan-Seong;Park, Min-Cheol;Seong, Hong-Mo;Sin, Seung-Jin
    • Journal of Korean Society of Transportation
    • /
    • v.28 no.1
    • /
    • pp.107-114
    • /
    • 2010
  • This study aims to identify the impact of the logistics industry on the Korean national economy. To do this, we used a MRIO table provided by the Bank of Korea which includes inter and intra regional relationship of the production and consumption for 6 areas - the Seoul Metropolitan, Gangwon, Chungcheong, Jeonra, Gyeongbuk, Gyeongnam area, but an original MRIO table was recomposed of 29 sectors focused on logistics industry for the purpose of this study. we analyzed producing-inducing effects, supply-shortage effects and inter-industry linkage effects based on logistics industry by region and industry. As a result, the logistics industry has more supply-shortage effect rather than production-inducing effect and has a higher ripple effect on the automotive in Gyeongnam area and petrochemical industry in Jeonra area. In particular, the ripple effect of th Metropolitan logistic industry was far smaller than that of other areas, because the Seoul Metropolitan industry was identified as the primary and middle demand industry.

A Study on the Power Saving Fraction of Site Electrical Load depending on the installation area of PV system in Apartment Complex (공동주택 단지 배치유형별 PV시스템 최적 설치면적 및 전기부하 기여율 평가 연구)

  • Yoon, Jong-Ho;Park, Jae-Sung;Shin, U-Cheul
    • Journal of the Korean Solar Energy Society
    • /
    • v.28 no.3
    • /
    • pp.60-66
    • /
    • 2008
  • This study is to investigate an optimal size and position of PV system for apartment complex through the electrical load matching analysis. The 4 types of arrangements of apartment buildings are considered as follows; ㅡtype, alternative ㅡtype, ㄱtype and ㅁtype. We assume that the studied site is composed of 9 buildings. Firstly, solar access evaluation of roof and facade in apartment buildings was performed with the hourly simulations of total received insolation on each surface considering the shading effect of buildings. Electrical load profile of typical Korean apartments were investigated for the load matching analysis. To calculate an annual total PV output, we used MERIT program which is a hourly based load matching tool developed by ESRD. TRY weather data of Daejeon are applied for this analysis. Result shows that approximately 11% of total electric load of the site can be supplied by the PV system in the case of full installation of PV system at the whole south-face roof area of 9 buildings in this stuided apartment complex. Depending on a various installation option of roof and facade area, the possible ratio of PV supply in total electrical load varies from 9% to 42%. Among the 4 arrangement types, the ㅡtype revealed the best option for the maximum output of PV system.

Efficient Implementation of a Pseudorandom Sequence Generator for High-Speed Data Communications

  • Hwang, Soo-Yun;Park, Gi-Yoon;Kim, Dae-Ho;Jhang, Kyoung-Son
    • ETRI Journal
    • /
    • v.32 no.2
    • /
    • pp.222-229
    • /
    • 2010
  • A conventional pseudorandom sequence generator creates only 1 bit of data per clock cycle. Therefore, it may cause a delay in data communications. In this paper, we propose an efficient implementation method for a pseudorandom sequence generator with parallel outputs. By virtue of the simple matrix multiplications, we derive a well-organized recursive formula and realize a pseudorandom sequence generator with multiple outputs. Experimental results show that, although the total area of the proposed scheme is 3% to 13% larger than that of the existing scheme, our parallel architecture improves the throughput by 2, 4, and 6 times compared with the existing scheme based on a single output. In addition, we apply our approach to a $2{\times}2$ multiple input/multiple output (MIMO) detector targeting the 3rd Generation Partnership Project Long Term Evolution (3GPP LTE) system. Therefore, the throughput of the MIMO detector is significantly enhanced by parallel processing of data communications.

Non-contact Electronic Joystick with a Hall Sensor for Effective Tele-operation (원격작업의 효율성 향상을 위한 단일 홀센서 비접촉식 전자 조이스틱)

  • Kim Hong-Chul;Kang Dae-Hoon;Lee Jang-Myung
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.12 no.4
    • /
    • pp.358-363
    • /
    • 2006
  • This paper demonstrates a new non-contact electronic joystick using single hall sensor which detects a horizontal vector of the magnetic field. Furthermore, in this paper, it is mathematically modeled that nonlinear characteristics between the output of hall sensor and the movement of joystick bar. The dynamic horizontal vector of magnetic flux is detected by the hall sensor while a permanent magnet is rotated with the joystick bar, which has two dimension detecting area. Using the nonlinear adjustment equations, the output signals of hall sensor have been linearized to give higher accuracy in the two dimension movement. Finally, through the real experiments, it is showed that the single hall sensor structure mechanism is superior to the dual sensor structure in sensing the two-dimensional motion without offset.

VLSI Design of Cryptographic Processor for SEED and Triple DES Encryption Algorithm (SEED 와 TDES 암호 알고리즘을 구현하는 암호 프로세서의 VLSI 설계)

  • 정진욱;최병윤
    • Proceedings of the IEEK Conference
    • /
    • 2000.06b
    • /
    • pp.169-172
    • /
    • 2000
  • This paper describes design of cryptographic processor which can execute SEED, DES, and triple DES encryption algorithm. To satisfy flexible architecture and area-efficient structure, the processor has I unrolled loop structure with hardware sharing and can support four standard mode, such as ECB, CBC, CFB, and OFB modes. To reduce overhead of key computation, the precomputation technique is used. Also to eliminate increase of processing time due to data input and output time, background I/O technique is used which data input and output operation execute in parallel with encryption operation of cryptographic processor. The cryptographic processor is designed using 2.5V 0.25 $\mu\textrm{m}$ CMOS technology and consists of about 34.8K gates. Its peak performances is about 250 Mbps under 100 Mhz ECB SEED mode and 125 Mbps under 100 Mhz triple DES mode.

  • PDF

Design of D/A Converter using the Multiple-valued Logic (다치논리를 적용한 D/A 변환기의 설계)

  • 이철원;한성일;최영희;성현경;김흥수
    • Proceedings of the IEEK Conference
    • /
    • 2003.07c
    • /
    • pp.2621-2624
    • /
    • 2003
  • In this paper, we designed 12Bit DAC(Digital to Analog Converter) that applied to multiple-valued logic system to Binary system. The proposed D/A Converter structure consists of the Binary to Quaternary Converter(BQC) and Quaternary to Analog Converter(QAC). The BQC converts the two input binary signals to the one Digit Quaternary output signal. The QAC converts the Quaternary input signal to the Analog output signal. The proposed DAC structure can implement voltage mode DAC that high resolution low power consumption with reduced chip area. And also, it has advantage of the easy expansion of resolution and fast settling time.

  • PDF

VLSI Design of Cryptographic Processor for Triple DES and DES Encryption Algorithm (3중 DES와 DES 암호 알고리즘용 암호 프로세서와 VLSI 설계)

  • 정진욱;최병윤
    • Proceedings of the Korea Multimedia Society Conference
    • /
    • 2000.04a
    • /
    • pp.117-120
    • /
    • 2000
  • This paper describe VLSL design of crytographic processor which can execute triple DES and DES encryption algorithm. To satisfy flexible architecture and area-efficient structure, the processor has 1 unrolled loop structure without pipeline and can support four standard mode, such as ECB, CBC, CFB, and OFB modes. To reduce overhead of key computation , the key precomputation technique is used. Also to eliminate increase of processing time due to data input and output time, background I/O techniques is used which data input and output operation execute in parallel with encryption operation of cryptographic processor. The cryptographic processor is implemented using Altera EPF10K40RC208-4 devices and has peak performance of about 75 Mbps under 20 Mhz ECB DES mode and 25 Mbps uder 20 Mhz triple DES mode.

  • PDF

Exploring Silver ICT Convergent Typology and ICT Contribution Value (실버산업의 ICT 융합 유형과 ICT 기여 가치 탐색)

  • Han, Hyun-Soo;Kang, Tae-Wook
    • Korean Management Science Review
    • /
    • v.34 no.1
    • /
    • pp.57-70
    • /
    • 2017
  • The phenomenon of increasing aging population is one of the crucial social and economic issues in these day. In this paper, drawn from the industrial application cases and relevant literatures, we present the typology of ICT convergent applications targeted for silver generation, referred as silver ICT. Subsequently, the contributional value of ICT as the enabling technology is estimated. We firstly conduct keyword search to collect currently used silver ICT applications. Secondly, drawn from the social welfare literature, we organize distinctive needs of the silver generations. Then, on the basis of task technology fit framework, typology of ICT enabled silver applications is organized through the fit of ICT in the sense of fulfilling those silver needs. Finally, using the industry input-output table figures, potential ICT contributions for silver ICT are estimated. The proposed silver ICT typology and ICT contributions provides useful insights for further research in the area of ICT convergence and silver market research.

Power Control of Small Wind Power System (소형 풍력발전시스템의 출력제어)

  • Kim, Chul-Ho;Lee, Hyun-Chae;Seo, Young-Taek;Cho, Hwan-Kee
    • Proceedings of the KIEE Conference
    • /
    • 2009.07a
    • /
    • pp.1066_1067
    • /
    • 2009
  • Wind power is one of most promising renewable energy. The output capacity of large wind turbine has been increased for off-shore application. Number of installation of small wind turbine also has been increased for the stand-alone and off-grid application of remote area and recently small wind turbine equipped with lamp on the pole is used for street lamp. Maximum wind energy must be extracted by wind turbine within rated wind speed. Power must be controlled to protect the system such as blade, generator, and power system above the rated wind speed. In this paper, small wind power system of 800W rating for battery charging is implemented and output power control by furling system is verified at wind tunnel test.

  • PDF

EXPERIMENTAL DESIGN FOR PORT INVESTMENT ANALYSIS: A CASE STUDY IN A BULK TERMINAL (항만투자분석을 위한 실험계획법 : 산물터미널에서의 사례연구)

  • Chang, Young-Tae
    • Proceedings of the Korea Society for Simulation Conference
    • /
    • 2001.10a
    • /
    • pp.72-76
    • /
    • 2001
  • Experimental design in simulation provides an efficient way of economizing simulation runs since a considerable number of simulation runs that originally were planned can be reduced by this approach. This experimental design method is an active area of research together with the output analysis and so no single panacea seems to exist so far. Thus, selection of techniques of experimental design and output analysis more lithely depends upon the objective of simulation analysis, budget constraint and sometimes the analysts subjective judgment. This paper attempts to describe an experimental design methodology for port investment analysis using a case study in a bulk terminal in Korea. Detailed display will be focused on simulation period, warm-up period, the number of replications needed in production runs after brief explanation on the system configuration.

  • PDF