• 제목/요약/키워드: OTP

Search Result 269, Processing Time 0.035 seconds

A Design and Implementation of User Authentication System using Biometric Information (바이오 정보를 이용한 사용자 인증 시스템 설계 및 구현)

  • Lee, Hyung-Woo;Park, Yeong-Joon
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.11 no.9
    • /
    • pp.3548-3557
    • /
    • 2010
  • Security enhancement technologies are required to preventing phishing and pharming attacks on Internet banking. One-time password(OTP) should be used with certificate for enhancing user authentication and security performance. However, existing OTP technique is weak on MITM(Man-In-The-Middle) attack and synchnonization should be provided on OTP system. Therefore, more advanced mechanism such as combining biometic data with OTP can be suggested to enhancing security on authentication system. In this paper, we designed and implemented a multifactor authentication system using one-time biometric template to generate unique authentication data after adapting biometric transform on each user's biometric data.

Design of PMOS-Diode Type eFuse OTP Memory IP (PMOS-다이오드 형태의 eFuse OTP IP 설계)

  • Kim, Young-Hee;Jin, Hongzhou;Ha, Yoon-Gyu;Ha, Pan-Bong
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.13 no.1
    • /
    • pp.64-71
    • /
    • 2020
  • eFuse OTP memory IP is required to trim the analog circuit of the gate driving chip of the power semiconductor device. Conventional NMOS diode-type eFuse OTP memory cells have a small cell size, but require one more deep N-well (DNW) mask. In this paper, we propose a small PMOS-diode type eFuse OTP memory cell without the need for additional processing in the CMOS process. The proposed PMOS-diode type eFuse OTP memory cell is composed of a PMOS transistor formed in the N-WELL and an eFuse link, which is a memory element and uses a pn junction diode parasitic in the PMOS transistor. A core driving circuit for driving the array of PMOS diode-type eFuse memory cells is proposed, and the SPICE simulation results show that the proposed core circuit can be used to sense post-program resistance of 61㏀. The layout sizes of PMOS-diode type eFuse OTP memory cell and 512b eFuse OTP memory IP designed using 0.13㎛ BCD process are 3.475㎛ × 4.21㎛ (= 14.62975㎛2) and 119.315㎛ × 341.95㎛ (= 0.0408mm2), respectively. After testing at the wafer level, it was confirmed that it was normally programmed.

Design of 4Kb Poly-Fuse OTP IP for 90nm Process (90nm 공정용 4Kb Poly-Fuse OTP IP 설계)

  • Hyelin Kang;Longhua Li;Dohoon Kim;Soonwoo Kwon;Bushra Mahnoor;Panbong Ha;Younghee Kim
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.16 no.6
    • /
    • pp.509-518
    • /
    • 2023
  • In this paper, we designed a 4Kb poly-fuse OTP IP (Intellectual Property) required for analog circuit trimming and calibration. In order to reduce the BL resistance of the poly-fuse OTP cell, which consists of an NMOS select transistor and a poly-fuse link, the BL stacked metal 2 and metal 3. In order to reduce BL routing resistance, the 4Kb cells are divided into two sub-block cell arrays of 64 rows × 32 rows, with the BL drive circuit located between the two 2Kb sub-block cell arrays, which are split into top and bottom. On the other hand, in this paper, we propose a core circuit for an OTP cell that uses one poly-fuse link to one select transistor. In addition, in the early stages of OTP IP development, we proposed a data sensing circuit that considers the case where the resistance of the unprogrammed poly-fuse can be up to 5kΩ. It also reduces the current flowing through an unprogrammed poly-fuse link in read mode to 138㎂ or less. The poly-fuse OTP cell size designed with DB HiTek 90nm CMOS process is 11.43㎛ × 2.88㎛ (=32.9184㎛2), and the 4Kb poly-fuse OTP IP size is 432.442㎛ × 524.6㎛ (=0.227mm2).

Design of an eFuse OTP Memory of 8 Bits for PMICs and its Measurement (PMIC용 8비트 eFuse OTP Memory 설계 및 측정)

  • Park, Young-Bae;Choi, In-Hwa;Lee, Dong-Hoon;Jin, Liyan;Jang, Ji-Hye;Ha, Pan-Bong;Kim, Young-Hee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.05a
    • /
    • pp.722-725
    • /
    • 2012
  • In this paper, we design an 8-bit eSuse OTP (one-time programmable) memory based on a $0.35{\mu}m$ BCD process using differential paired eFuse cells which can sense BL data without a reference voltage and also have smaller sensing resistances of programmed eFuse links. The channel widths of a program transistor of the differential eFuse OTP cell are splitted into $45{\mu}m$ and $120{\mu}m$. Also, we implement a sensing margin test circuit with variable pull-up loads in consideration of variations of the programmed eFuse resistances. It is confirmed by measurement results that the designed 8-bit eFuse OTP memory IP gives a better yield when the channel width is $120{\mu}m$.

  • PDF

HMAC-based 3-factor Authentication using OTP (OTP를 이용한 HMAC 기반의 3-Factor 인증)

  • Shin, Seung-Soo;Han, Kun-Hee
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.10 no.12
    • /
    • pp.3708-3714
    • /
    • 2009
  • Recently, most of information services are provided by the computer network, since the technology of computer communication is developing rapidly, and the worth of information over the network is also increasing with expensive cost. But various attacks to quietly intercept the informations is invoked with the technology of communication developed, and then most of the financial agency currently have used OTP, which is generated by a token at a number whenever a user authenticates to a server, rather than general static password for some services. A 2-factor OTP generating method using the OTP token is mostly used by the financial agency. However, the method is vulnerable to real attacks and therefore the OTP token could be robbed and disappeared. In this paper, we propose a 3-factor OTP way using HMAC to conquer the problems and analyze the security of the proposed scheme.

Implementation of a MTM-based secure OTP Generator for IoT Devices (IoT 디바이스를 위한 MTM 기반의 안전한 OTP 생성기 구현)

  • Kim, Young-Sae;Han, Jin-Hee;Jeon, Yong-Sung;Kim, Jung-Nyu
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.10 no.4
    • /
    • pp.199-206
    • /
    • 2015
  • In this paper, we present the implementation of a secure OTP(One Time Password) generator for IoT(Internet of Things) devices. Basically, MTM(Mobile Trusted Module) is used and expanded considering secure IoT services. We combine the MTM architecture with a new hardware-based OTP generation engine. The new architecture is more secure, offering not only the security of devices but also that of the OTP service. We have implemented and verified the MTM-based OTP generator on a real mobile platform embedded with the MTM chip. The proposed method can be used as a solution for enhancing security of IoT devices and services.

OTP Authentication using a Mobile Device (모바일 기기를 이용한 OTP 인증)

  • Choi, Jong-Seok;Jung, Min-Kyoung;Shin, Seung-Soo
    • Proceedings of the KAIS Fall Conference
    • /
    • 2008.11a
    • /
    • pp.17-20
    • /
    • 2008
  • 최근 정보통신기술이 발달하면서 온라인상에서 다양한 서비스들이 이루어지고 있으며, 그에 대한 해킹 및 다양한 공격 기법들이 생겨나고 있다. 그래서 사용자를 인증하기 위해서 정적인 패스워드가 아닌 동적인 패스워드, 즉 OTP(One-Time Password)를 사용하고 있다. 현재 OTP 토큰을 이용한 OTP 생성알고리즘의 문제점이 제기 되고, 따라서 본 논문은 모바일 기기를 이용한 인증을 통해 그 문제점들을 보완하기로 한다. OTP를 생성할 때 수시로 모바일 기기는 서버와 통신함으로써 절대적인 단방향 생성이 아닌 능동적인 쌍방향 생성을 통해 서로에 대한 신뢰성과 제기된 문제점을 보완하고자 한다. 그리고 OTP 토큰을 사용 시 성능 및 기능의 제한을 모바일 기기를 사용함으로써 극복하고자 한다. 향후에는 모바일 기기를 이용한 3-factor 인증에 대한 연구를 통해 신뢰성을 높이고, 자체인증시스템을 더욱 개선함으로 대중화된 모바일 기기를 이용한 다양한 인증 서비스를 제공하고자 한다.

  • PDF

Double Locking a Computer using OTP from the Smart App (Smart App의 OTP를 이용한 컴퓨터 이중 잠금)

  • Kim, Min Ji;Lee, Deok Gyu
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2019.10a
    • /
    • pp.394-396
    • /
    • 2019
  • 기존의 컴퓨터 잠금에서는 비밀번호만 알게 되면 누구나 쉽게 컴퓨터를 사용할 수 있다는 보안 취약점이 있었다. 본 연구는 이를 보완하기 위해 OTP(One Time Password)를 이용한 컴퓨터 이중 잠금을 구현하였다. 어플리케이션과 클라이언트, 서버를 각각 개발한 후 서버와 어플리케이션 간 30초마다 생성되는 OTP의 생성 알고리즘을 연동시켜 놓았다. 클라이언트에서 잠금 화면이 출력되면 설정되어있던 비밀번호를 치고, 이후 OTP 입력창이 출력되면 OTP 어플리케이션을 확인하여 OTP 코드를 입력한다. 이러한 이중 잠금 방식은 해킹의 위험을 막을 수 있으며 안전성을 보장받을 수 있다.

Secure FTP Technique with TLS and OTP (TLS와 OTP를 이용한 보안 FTP 기법)

  • Kim, Eui-jeong;Seo, Tae-ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2019.05a
    • /
    • pp.197-200
    • /
    • 2019
  • File Transfer Protocol (FTP) is a protocol for transferring files between computers, FTPS with TLS, and SFTP based on similar SSH. The keynote to apply one-time password (OTP) has been diffused to resolve identity and password theft cases. In this paper, it has been confirmed that both data transmission and identity authentication using OTP at TLS level are possible without significant change in user client.

  • PDF

A Study on the Current Status and Performance of OTP Utilization of Blockchain Technology (블록체인 기술의 OTP 활용 현황과 성능에 관한 연구)

  • Lee, Deok Gyu
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.10 no.2
    • /
    • pp.47-52
    • /
    • 2021
  • As blockchain technology develops, encryption for blockchain blocks is also becoming more important. Encryption in the blockchain is used to secure the identity of the person who created the transaction and to prevent manipulation of information in the past block. However, increasing the security of encryption decreases the speed of block creation, one of the biggest drawbacks of the blockchain. Therefore, in this paper, we propose a method to minimize the performance of the current OTP and the degradation of the blockchain by comparing the status and performance of OTP used in the blockchain.