• Title/Summary/Keyword: Multiply

Search Result 391, Processing Time 0.03 seconds

HW Matrix Multiplier Implementation & Performance Measurement for Low Earth Orbit Satellite (저궤도 위성을 위한 HW 행렬 곱셈기의 구현과 성능 측정)

  • Lee, Yunki;Kim, Jihoon
    • Journal of Satellite, Information and Communications
    • /
    • v.10 no.2
    • /
    • pp.115-120
    • /
    • 2015
  • Until now, AOCS SW has used FPU which is one of CPU resources for satellite attitude control. And most of the SW Throughput was consumed to calculate Matrix Multiply. As SW throughput margin is decreasing seriously with shorter control period and more computational burden at next satellite programs, a dedicated HW matrix multiplier is absolutely required. This paper represents results of HW implementation & performance measurement and mentions several techniques for performance improvement, further works.

Application of Index form on the Robertson -Walker spacetime (Robertson-walker 시공간의 지표정리 응용)

  • Kim Mi-Suk;Yon Yong-Ho;Kim Mi-Hye
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2003.05a
    • /
    • pp.470-473
    • /
    • 2003
  • We have the index form of the multiply warped products manifold. From this result we will investigate the physical properties on the Robertson-Walker spacetime. The singularly thorem are usually interpreted as an indication that black hole exist and that there has been a big bang. This paper include necessary condition for the Robertson-Walker spacetime with singularly.

  • PDF

Design of a Floating Point Multiplier for IEEE 754 Single-Precision Operations (IEEE 754 단정도 부동 소수점 연산용 곱셈기 설계)

  • Lee, Ju-Hun;Chung, Tae-Sang
    • Proceedings of the KIEE Conference
    • /
    • 1999.11c
    • /
    • pp.778-780
    • /
    • 1999
  • Arithmetic unit speed depends strongly on the algorithms employed to realize the basic arithmetic operations.(add, subtract multiply, and divide) and on the logic design. Recent advances in VLSI have increased the feasibility of hardware implementation of floating point arithmetic units and microprocessors require a powerful floating-point processing unit as a standard option. This paper describes the design of floating-point multiplier for IEEE 754-1985 Single-Precision operation. Booth encoding algorithm method to reduce partial products and a Wallace tree of 4-2 CSA is adopted in fraction multiplication part to generate the $32{\times}32$ single-precision product. New scheme of rounding and sticky-bit generation is adopted to reduce area and timing. Also there is a true sign generator in this design. This multiplier have been implemented in a ALTERA FLEX EPF10K70RC240-4.

  • PDF

A novel solution for thick-walled cylinders made of functionally graded materials

  • Chen, Y.Z.
    • Smart Structures and Systems
    • /
    • v.15 no.6
    • /
    • pp.1503-1520
    • /
    • 2015
  • This paper provides a novel solution for thick-walled cylinders made of functionally graded materials (FGMs). In the formulation, the cylinder is divided into N layers. On the individual layer, the Young's modulus is assumed to be a constant. For an individual layer, two undetermined constants are involved in the elastic solution. Those undetermined coefficients can be evaluated from the continuation condition along interfaces of layers and the boundary conditions at the inner surface and outer surface of cylinder. Finally, the solution for thick-walled cylinders made of functionally graded materials is obtainable. This paper provides several numerical examples which are useful for engineer to design a cylinder made of FGMs.

On the Implementation of the Digital Neuron Processor (디지탈 뉴런프로세서의 구현에 관한 연구)

  • 홍봉화;이지영
    • Journal of the Korea Society of Computer and Information
    • /
    • v.4 no.2
    • /
    • pp.27-38
    • /
    • 1999
  • This paper proposes a high speed digital neuron processor which uses the residue number system, making the high speed operation possible without carry propagation,. Consisting of the MAC(Multiplier and with Accumulator) operation unit, quotient operation unit and sigmoid function operation unit, the neuron processor is designed through 0.8$\mu$m CMOS fabrication. The result shows that the new implemented neuron processor can run at the speed of 19.2 nSec and the size can be reduced to 1/2 compared to the neuron processor implemented by the real number operation unit.

  • PDF

Caregivers' Accreditation Experience and Their Motivational Self-concept (어린이집 교사의 평가인증 경험과 동기부여적 자아개념)

  • Lee, Wan-Jeong;Heo, Lin-Kang
    • Journal of Families and Better Life
    • /
    • v.31 no.1
    • /
    • pp.49-59
    • /
    • 2013
  • The purpose of this study was to explore the relationship of caregivers' accreditation experience and their motivational self-concept. Questionnaire were gathered from caregivers who work in Seoul, Incheon, and Kyunggi areas. Data were analysed by t-test, MCA, and multiply regression analysis. The result showed that caregivers who experienced accreditation at child are centers had higher scores in their motivational self-concept than caregivers who inexperienced accreditation procedure yet had. This tendency was clear in caregiver groups who work at unsupported child care centers, and who got certificate from institutions except college. With controlling individual background variables which influence on caregivers' motivational self-concept, independent effect of caregivers' accreditation experience on their motivational self-concept was still significant especially at the caregiver group who work in unsupported child care centers.

해양미생물로부터 면역증강물질 생산의 최적화

  • Choe, Hye-Jeong;Jeong, Myeong-Ju;Jeong, Yeong-Gi
    • 한국생물공학회:학술대회논문집
    • /
    • 2000.11a
    • /
    • pp.309-312
    • /
    • 2000
  • A halophilic bacterium was isolated from domestic marine. The bacterium was gram negative and motile. Transmission electron micrograph after cultivating for 6-, 20-, 72-, and 144 hrs showed that it was bacilli and contained intracellular granules, which were pleomorphic, larger in density by the time and considered to be PHB since they were positive on the sudan black B staining. The presence of sodium chloride was critical, because the isolated marine bacterium could not multiply and even produce any immunostimulant in the deficiency of sodium chloride. The strain produced an immunostimulant, which was investigated for the biological characteristics. The optimal conditions for the production of the immunostimulant were 1 % dextrose and 1 % yeast extract in artificial sea water for carbon and nitrogen sources, respectively. The initial pH and growth temperature for the production were 8.0 and $30^{\circ}C$ under the presence of oxigen, respectively.

  • PDF

A Fundamental Study on Management Plan of Occurrence Data in Accordance with Engineering & Construction of Pipeline in Frozen Soil Region (동토지역 파이프라인 설계/시공에 따른 발생 데이터의 관리방안에 관한 기초연구)

  • Kim, Chang-Han;Won, Seo-Kyung;Lee, Jun-Bok;Han, Choong-Hee
    • Proceedings of the Korean Institute of Building Construction Conference
    • /
    • 2014.05a
    • /
    • pp.20-21
    • /
    • 2014
  • Recently, activation of related construction projects due to the large traditional gas resource development of frozen soil region of Russia are expected. It is necessary to provide a plan that can be utilized and collectively managed the occurrence data in the engineering & construction stage for continued contracts of the pipe construction. Therefore, this research is aimed to provide a management plan of occurrence data for efficient management in engineering & construction stage of pipeline business in frozen soil region. The data of the engineering & construction(related pipe construction projects) can be accumulated each version and multiply managed. Furthermore, I will be expected to be the foundation of the systematic management of the classifying based on metadata and the optimizing operations using big data method.

  • PDF

An Improvement of Convergence Speed with Recycling Buffer in Adaptive Transversal Filter (적응 횡단선 필터에서 재순환 버퍼를 이용한 수렴속도 개선)

  • 김원균;임경모;김광준;나상동;배철수
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 1998.11a
    • /
    • pp.574-577
    • /
    • 1998
  • In this paper, a new simple and efficient technique to improve the convergence speed of LMS algorithm is proposed in an interference-limited multi-path fading environment as encountered in indoor wireless communications. The convergence characteristics of the proposed algorithm, whose coefficients are multiply adapted in a symbol time period by recycling the received data, are analyzed to prove theoretically the improvement of convergence speed. The theoretical analysis shows that the data-recycling in technique can increase convergence speed by (B+1) times without increasing the computational complexity substantially where B is the number of recycled data. The results of the computer simulation demonstrate that the simulation results are in accordance with the theoretical analysis and the superiority of the filter algorithm.

  • PDF

A High-Security RSA Cryptoprocessor Embedded with an Efficient MAC Unit

  • Moon, Sang-Ook
    • Journal of information and communication convergence engineering
    • /
    • v.7 no.4
    • /
    • pp.516-520
    • /
    • 2009
  • RSA crypto-processors equipped with more than 1024 bits of key space handle the entire key stream in units of blocks. The RSA processor which will be the target design in this paper defines the length of the basic word as 128 bits, and uses an 256-bits register as the accumulator. For efficient execution of 128-bit multiplication, 32b*32b multiplier was designed and adopted and the results are stored in 8 separate 128-bit registers according to the status flag. In this paper, an efficient method to execute 128-bit MAC (multiplication and accumulation) operation is proposed. The suggested method pre-analyzed the all possible cases so that the MAC unit can remove unnecessary calculations to speed up the execution. The proposed architecture prototype of the MAC unit was automatically synthesized, and successfully operated at 20MHz, which will be the operation frequency in the RSA processor.