• 제목/요약/키워드: Microprocessor Implementation

Search Result 199, Processing Time 0.027 seconds

Sliding-DFT를 이용한 다채널 위상 측정 FPGA 시스템 (Sliding-DFT based multi-channel phase measurement FPGA system)

  • 어진우;장태규
    • 전기전자학회논문지
    • /
    • 제8권1호
    • /
    • pp.128-135
    • /
    • 2004
  • 본 논문에서는 sliding-DFT에 순환 구현에 기반한 위상 측정 앨고리즘을 제안하였다. 제안한 앨고리즘은 주파수 변이, 누적 잡음, 계수 근사 영향 등의 오차영향에 강인한 특성을 가지도록 설계되었다. DFT 계수의 유한 비트 근사 구현에 의한 위상 오차는 크기 오차에 비해 매우 작게 나타난다. 위상 오차의 혁신적인 감소는 근사 계수가 복소평면 상에서 4사분면상에 대칭적으로 존재함을 이용하여 얻을 수 있다. 제안한 앨고리즘을 시분할 공유 구조에 기반한 4-채널 전력선 위상 측정 시스템을 설계하고 구현하였다. 구현한 시스템의 동작은 실시간으로 host processor 시스템과 다채널 함수 발생기를 통한 test 환경에서 실험적으로 확인하였다. 제안한 앨고리즘의 위상 측정에 있어 정확한 특성과 유한비트 근사 영향에 강인한 특성은 특히, 빠른 처리 속도와 구현의 감소함이 주요 설계 고려사항인 ASIC 이나 microprocessor에 기반의 임베디드 시스템 적용에 중대한 효과를 제공할 수 있을 것이다.

  • PDF

32bit EISC MCU 기반 임베디드 VoIP Phone의 설계 및 검증 (Implementation and Verification of Embedded VoIP Phone based on 32bit EISC MCU)

  • 강진아;진군선;임재윤;황영주
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2004년도 하계종합학술대회 논문집(1)
    • /
    • pp.35-38
    • /
    • 2004
  • In this paper, we aim to implement the embedded VoIP Phone based on EISC core Microcontroller. EISC is recently new microprocessor architecture, which contains both advantage of RISC and CISC. This advantages are desirably resulted in high code density, high performance and 16/32/64bit scalable instruction length. Also, we select the embedded system which can be guaranteed performance and economical efficiency for implementation that system. As the step of this research, we first study basic system for implementation of target system. Next, we construct the structure of embedded VoIP Phone based on 32bit EISC MCU efficiently. And then we realize that constructed system and verify the performance of that realized system by the test of voice communication in field.

  • PDF

적응제어 알고리즘과 80286 마이크로 프로세서를 이용한 DC 서보모터의 강인한 속도제어기의 구현 (An implementation of the speed controller for DC servomotor using adaptive control algorithm and 80286 $\mu$-processor)

  • 김중석;이건영;양해원
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1991년도 추계학술대회 논문집 학회본부
    • /
    • pp.353-356
    • /
    • 1991
  • This paper proposes a robust direct adaptive control system implementation using a 80286 microprocessor-based system for controlling the speed of a DC servo motor. In this paper, assuming that the unmodeled dynamics of the plant are sufficiently small in the low-frequency range, the plant as linear time-invariant system is the second relative degree, we construct the direct adaptive control system with the algorithm considering plant unmodeled dynamics and execute the experiment, and compare the characteristics with those of PI algorithm's. It shows that an easy implementation of the built controller is due to the usage of software for the algorithm.

  • PDF

CF(Compact Flash)메모리 카드를 이용한 부트 시스템 구현에 관한 연구 1. CF메모리 카드를 이용한 부트 시스템 구현 (The Study of the Implementation of the Boot System Using CF(Compact Flash) memory card 1. Implementation of the Boot System Using CF memory card)

  • 이광철;김영길
    • 한국정보통신학회논문지
    • /
    • 제8권1호
    • /
    • pp.108-114
    • /
    • 2004
  • 본 논문은 CF 메모리카드를 이용한 부트 시스템을 제안하고 실제 구현에 관하여 연구한 것이다. 본 논문에서 제안하는 시스템은 고성능의 마이크로프로세서와 적은 양의 프로그램 메모리, CF 메모리카드를 기본으로 구성된다. 여기에 사용자 인터페이스를 위하여 LCD 모듈 및 터치 판넬을 추가된다. 구현된 시스템은 대용량의 Flash 메모리 대신 CF 메모리카드와 DRAM을 이용하여 시스템 단가를 낮출 수 있었으며, 시스템 프로그램이 DRAM에서 실행되기 때문에 시스템 성능이 향상된다.

DFT 연산 FPGA 모들에 기반한 위상 측정 앨고리즘의 구현 (FPGA Implementation of Recursive DFT based Phase Measurement Algorithm)

  • 안병선;김병일;장태규
    • 대한전기학회논문지:시스템및제어부문D
    • /
    • 제54권3호
    • /
    • pp.191-193
    • /
    • 2005
  • This paper proposes a phase measurement algorithm which is based on the recursive implementation of sliding-DFT. The proposed algorithm is designed to have a robust behavior against the erroneous factors of frequency drift, additive noise, and twiddle factor approximation. Four channel power-line phase measurement system is also designed and implemented based on the time-multiplexed sharing architecture of the proposed algorithm. The proposed algorithm's features of phase measurement accuracy and its robustness against the finite wordlength effects can provide a significant impact especially for the ASIC or microprocessor based embedded system applications where the enhanced processing speed and implementation simplicity are crucial design considerations.

CELP 보코더의 성능 개선 및 실시간 구현 (Performance improvement and Realtime implementation in CELP Coder)

  • 정창경
    • 한국음향학회:학술대회논문집
    • /
    • 한국음향학회 1994년도 제11회 음성통신 및 신호처리 워크샵 논문집 (SCAS 11권 1호)
    • /
    • pp.199-204
    • /
    • 1994
  • In this paper, we researched abut CELP speech coding algorithm using efficlent pseudo-stochastic block codes, adaptive-codebook and improved fixed-gain codebook. The pseudo-stochastic block codes refer to stochastically populated block codes in which the adjacent codewords in an innovation codebook are non-independent. The adaptive-codebook was made with previous prediction speech data by storage-shift register. This CELP coding algorithm enables the coding of toll quality speech at bit rates from 4.8kbits/s to 9.6 kbits/s. This algorithm was realized TMS320C30 microprocessor in realtime.

  • PDF

삼타어뢰의 퍼지 비연성 디지탈 제어기 구현 (Implementation of Fuzzy Decoupling Digital Xontroller for Three Fin Torpedo)

  • 원태현;곽병철;구본순
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1993년도 한국자동제어학술회의논문집(국내학술편); Seoul National University, Seoul; 20-22 Oct. 1993
    • /
    • pp.1076-1079
    • /
    • 1993
  • A fuzzy digital controller is combined an autopilot system for compensating the cross coupling effect of the induced roll due to the dynamic characteristic of three fin torpedo. However the utilization of fuzzy chip has many interfacing problems with typical microprocessors of the guidance and control unit. Since a fuzzy digital controller on a microprocessor uses a finite word length A/D converters arul D/A converters, ADC and DAC may generate nonlinear effects such as deadband and limit cycle phenomena. In this paper, the robustness of fuzzy digital controller is tested with ADC a finite word length.

  • PDF

Modified Trapezoidal PWM 인버터 고조파 특성 해석 (Harmonic Characteristic Analysis of a Modified Trapezoidal PWM Inverter)

  • 조우성;김인동;노의철;김만고;전성즙;조철제;문성득
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 1999년도 전력전자학술대회 논문집
    • /
    • pp.256-259
    • /
    • 1999
  • A new PWM method for voltage source inverters is described. The switching instants determination of the proposed PWM scheme is simple. Therefore, hardware implementation with a microprocessor system is easy and high frequency operation of an inverter can be obtained. The maximum line-to-line output voltage of 3-phase inverter with the proposed scheme is larger than that of the SPWM inverter under a linear modulation region. Principle of the proposed PWM method is described and harmonic characteristic analysis is carried out.

  • PDF

수중운동체 자동심도제어 시스템의 실시간 구현 (Real time implementation of the auto depth control system for a submerged body)

  • 이동익;조현진;최중락;이동권
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1991년도 한국자동제어학술회의논문집(국내학술편); KOEX, Seoul; 22-24 Oct. 1991
    • /
    • pp.633-636
    • /
    • 1991
  • This paper describes the auto depth control system for underwater vehicle that can be used for both near surface and deeply submerged depthkeeping operations. This controller uses the fuzzy control algorithm and is implemented on the 16 bit microprocessor 8086 and coprocessor 8087. For verifying this system design, the digital simulator using PC-386 based T800 transputer is proto-totyped and the real time simulations show us satisfactory results.

  • PDF

마이크로 프로세서를 사용한 3상 VVVF 인버터에 관한 연구 (A Study on Microprocessor-Based 3-Phase VVVF Inverter)

  • 한상수;김재호;최우승
    • 대한전자공학회논문지
    • /
    • 제27권6호
    • /
    • pp.879-885
    • /
    • 1990
  • The geometrical algorithm for generating a 3-phase SPWM signal for VVVF (Variable Voltage, Variable Frequency) inverter drives is proposed. In this techniques, it is suitable for micro-processor based implementation since the pulsewiths are computable in real time from simple analytic expressions. System hardware consists of the inverter circuit and the 3-phase SPWM signal generating circuit. The inverter circuit is a 3-phase SPWM signal generating circuit is single board micro-processor consisting of Z-80A CPU, EPROMXI, CTC, PIO. The method of controlling VVVF at the inverter output is discussed here.

  • PDF