• Title/Summary/Keyword: Large-Signal Model

Search Result 271, Processing Time 0.021 seconds

(GaN MODFET Large Signal modeling using Modified Materka model) (Modified Materka model를 이용한 GaN MODFET 대신호 모델링)

  • 이수웅;범진욱
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.217-220
    • /
    • 2001
  • CaN(gallium nitride) MODFET(modulation doped field effect transistor) large signal model was studied using Modified Materka-Kacprzak large signal MODFET model. using the Dambrine's method[3, at 45MHz-40㎓, Measured S-parameter and DC characteristics. based on measuring results, small signal parameter extraction was conducted. by the cold FET[4]method, measured parasitic elements were de-embedding. Extracted small signal parameters were modeled using modified Materka model, a sort of fitting function reproduce measuring results. to confirm conducted large signal modeling, modeled GaN MODFET's DC, S-parameter and Power characteristics were compared to measured results, respectively. by results were represented comparatively agreement, this paper showed that modified Materka model was useful in the GaN MODFET large signal modeling.

  • PDF

A Technique of Large Signal Modeling of PIN Diode through Measurements (측정을 통한 PIN 다이오드 대신호 모델 구축 기법)

  • Yang, Seong-Sik;Yeom, Kyung-Whan
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.20 no.1
    • /
    • pp.12-20
    • /
    • 2009
  • In this paper, we introduced the large signal model of a PIN diode and presented the measurement methods for each parameter of the large signal model. The elements of the PIN diode model are classified into the elements with a constant value and the elements depending on the junction voltage. We implemented the constant elements by lumped elements and the voltage-dependent elements by a SDD in ADS. The developed large signal model was successfully worked with various circuit simulations, such as simple DC, AC, S-parameter, Transient, and HB simulations. In order to verify the developed large signal model, we compared that the measured results of a limiter and a attenuator with the simulated results using the PIN diode model, which are in good agreement.

Development of Large Signal Model Extractor and Small Signal Model Verification for GaAs FET Devices (GaAs FET소자 모델링을 위한 소신호 모델의 검증과 대신호 모델 추출기 개발)

  • 최형규;전계익;김병성;이종철;이병제;김종헌;김남영
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.12 no.5
    • /
    • pp.787-794
    • /
    • 2001
  • In this paper, the development of large-signal model extractor for GaAs FET device through the Monolithic Microwave integrated Circuit(MMIC) is presented. The measurement program controlled by personal computer is developed for the processing of an amount of measured data, and the de-embedding algorithm is added to the program for voltage dropping as attached series resistance on measurement system. The small-signal model parameters are typically consisted of 7 elements that are considered as complexity of large-signal model and its the accuracy of the small-signal model is verified through comparing with measured data as varied bias point. The fitting function model, one of the empirical model, is used for quick simulation. In the process of large-signal model parameter extraction, one-dimensional optimization method is proposed and optimized parameters are extracted. This study can reduce the modeling and measuring time and can secure a suitable model for circuit.

  • PDF

RE circuit simulation for high-power LDMOS modules

  • fujioka, Tooru;Matsunaga, Yoshikuni;Morikawa, Masatoshi;Yoshida, Isao
    • Proceedings of the IEEK Conference
    • /
    • 2000.07b
    • /
    • pp.1119-1122
    • /
    • 2000
  • This paper describes on RF circuit simulation technique, especially on a RF modeling and a model extraction of a LDMOS(Lateral Diffused MOS) that has gate-width (Wg) dependence. Small-signal model parameters of the LDMOSs with various gate-widths extracted from S-parameter data are applied to make the relation between the RF performances and gate-width. It is proved that a source inductance (Ls) was not applicable to scaling rules. These extracted small-signal model parameters are also utilized to remove extrinsic elements in an extraction of a large-signal model (using HP Root MOSFET Model). Therefore, we can omit an additional measurement to extract extrinsic elements. When the large-signal model with Ls having the above gate-width dependence is applied to a high-power LDMOS module, the simulated performances (Output power, etc.) are in a good agreement with experimental results. It is proved that our extracted model and RF circuit simulation have a good accuracy.

  • PDF

A Traffic Assignment With Intersection Delay for Large Scale Urban Network (대규모 도시부 교통망에서의 이동류별 회전 지체를 고려한 통행배정연구)

  • Kang, Jin Dong;Woo, Wang Hee;Kim, Tae Gyun;Hong, Young Suk;Cho, Joong Rae
    • Journal of Korean Society of Transportation
    • /
    • v.31 no.4
    • /
    • pp.3-17
    • /
    • 2013
  • The purpose of this study is to develop a traffic assignment model where the variable of signal intersection delay is taken into account in assigning traffic in large-scale network settings. Indeed, despite the fact that the majority of the increase in travel time or cost involving congested urban network or interrupted flow are accounted for by stop delays or congested delays at signal intersections, the existing traffic assignment models did not reflect this. The traffic assignment model considering intersection delays presented in this study was built based on the existing traffic assignment models, which were added to by the analysis technique for the computation of intersection delay provided in Korea Highway Capacity Manual. We can conclude that a multiple variety of simulation tests prove that this model can be applied to real network settings. Accordingly, this model shows the possibility of utilizing a model considering intersection delay for traffic policy decisions through analysis of effects of changes in traffic facilities on large urban areas.

4H-SiC MESFET Large Signal Modeling using Modified Materka Model (Modified Materka Model를 이용한 4H-SiC MESFET 대신호 모델링)

  • 이수웅;송남진;범진욱
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.12 no.6
    • /
    • pp.890-898
    • /
    • 2001
  • 4H-SiC(silicon carbide) MESFET large signal model was studied using modified Materka-Kacprzak large signal MESFET model. 4H-SiC MESFET device simulation have been conducted by Silvaco\`s 2D device simulator, ATLAS. The result is modeled using modified Materka large signal model. simulation and modeling results are -8 V pinch off voltage, under V$\_$GS/=0 V, V$\_$DS/=25 V conditions, I$\_$DSS/=270 mA/mm, G$\_$m/=52.8 ms/mm were obtained. Through the power simulation 2 GHz, at the bias of V$\_$GS/-4 V md V$\_$DS/=25 V, 10 dB Gain, 34 dBm (1dB compression point)output porter, 7.6 W/mm power density, 37% PAE(power added efficiency) were obtained.7.6 W/mm power density, 37% PAE(power added efficiency) were obtained.d.

  • PDF

Modeling and Small-Signal Analysis of Controlled On-time Boost Power Factor Correction Circuit (도통 시간 제어형 승압형 역률보상회로의 모델링과 소신호 해석)

  • Park, Hyo-Gil;Hong, Seong-Su;Choe, Byeong-Jo
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.49 no.5
    • /
    • pp.364-370
    • /
    • 2000
  • A large-signal average model for the controlled on-time boost power factor correction(PFC) circuit is developed and subsequently linearized resulting in a small-signal model for the PFC circuit. Ac analyses are performed using the small-signal model, revealing new results new on small-signal dynamics of the PFC circuit. The analysis results and model predictions are confirmed with experimental measurements on 200W prototype PFC circuit.

  • PDF

Large Signal Unified Model for GaAs pHEMT using Modified Curtice Model (새롭게 수정된 Curtice 모델을 이용한 GaAs pHEMT 대신호 통합모델 구축)

  • 박덕종;염경환;장동필;이재현
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.12 no.4
    • /
    • pp.551-561
    • /
    • 2001
  • In this paper, the large signal unified model is established for H4O GaAs pHEMT of GEC-Marconi using modified Curtice model. This unified model includes DC characteristic, small signal, and noise characteristic as various bias. Particularly, the model can simply and physically explain trans-conductance $(g_m)$ of pHEMT using modified Curtice model, and can tell the difference $g_m$, $R_ds$ at DC and these at AC through inclusion of internal RF-choke. The results of the established model built up using SDD in HP-Eessof show good agreement to the S/W measured data in DC, small signal, and noise characteristic. This model can also be applied to various computer aided analysis, such as linear simulation, 1-tone harmonic balance simulation, and multi-tone harmonic balance simulation, so the LNA(Low Noise Amplifier), oscillator, and mixer design has been shown using this model library.

  • PDF

4H-SiC MESFET Large Signal modeling for Power device application (전력소자 응용을 위한 4H-SiC MESFET 대신호 모텔링)

  • Lee, Soo-Woong;Song, Nam-Jin;Burm, Jin-Wook;Ahn, Chul
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.229-232
    • /
    • 2001
  • 4H-SIC(silicon carbide) MESFET large signal model was studied using modified Materka-Kacprzak large signal MESFET model. 4H-SiC MESFET device simulation have been conducted by Silvaco's 2D device simulator, ATLAS. The result is modeled using modified Materka large signal model. simulation and modeling results are -8V pinch off voltage, under $V_{GS=0V}$, $V_{DS=25V}$ conditions, $I_{DSS=270㎃}$mm, $G_{m=45㎳}$mm were obtained. Through the power simulation 2GHz, at the bias of $V_{GS=-4V}$ and $V_{DS=25V}$, 10dB Gain, 34dBm(1dB compression point)output power, 7.6W/mm power density, 37% PAE(power added efficiency) were obtained.d.d.d.

  • PDF

6-18 GHz Reactive Matched GaN MMIC Power Amplifiers with Distributed L-C Load Matching

  • Kim, Jihoon;Choi, Kwangseok;Lee, Sangho;Park, Hongjong;Kwon, Youngwoo
    • Journal of electromagnetic engineering and science
    • /
    • v.16 no.1
    • /
    • pp.44-51
    • /
    • 2016
  • A commercial $0.25{\mu}m$ GaN process is used to implement 6-18 GHz wideband power amplifier (PA) monolithic microwave integrated circuits (MMICs). GaN HEMTs are advantageous for enhancing RF power due to high breakdown voltages. However, the large-signal models provided by the foundry service cannot guarantee model accuracy up to frequencies close to their maximum oscillation frequency ($F_{max}$). Generally, the optimum output load point of a PA varies severely according to frequency, which creates difficulties in generating watt-level output power through the octave bandwidth. This study overcomes these issues by the development of in-house large-signal models that include a thermal model and by applying distributed L-C output load matching to reactive matched amplifiers. The proposed GaN PAs have successfully accomplished output power over 5 W through the octave bandwidth.