• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.15 no.1
• /
• pp.1-6
• /
• 2002

The hot carried degradation in a metal oxide semiconductor device has been one of the most serious concerns for MOS-ULSI. In this paper, three types of LDD(lightly doped drain) structure for suppression of hot carried degradation, such as decreasing of performance due to spacer-induced degradation and increase of series resistance will be investigated. in this study, LDD-nMOSFETs used had three different drain structure, (1) conventional surface type LDD(SL), (2) Buried type LDD(BL), (3) Surface implantation type LDD(SI). As experimental results, the surface implantation the LDD structure showed that improved hot carrier lifetime to comparison with conventional surface and buried type LDD structures.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.27 no.11
• /
• pp.49-54
• /
• 1990

In this paper, a simple model is presented for the gate-voltage dependence of the parasitic resistance in MOSFETs with the lightly-doped drain (LDD) structure. At the LDD region located under the gate electrode, an accumulation layer is formed due to the gate voltage. The parasitic resistance of the source side LDD in the channel is treated as a parallel combination of the resistance of the accumulation layer and that of the bulk LDD, which is approximated as a spreading resistance from the end of the channel inversion layer to the ${n^+}$/LDD junction boundary. Also the effects of doping gradients at the junction are discussed. As result of the model, the LDD resistance decreases with increasing the gate voltage at the linear regime, and increase quasi-linearly with the gate voltage at the saturation regime, considering th velocity saturation both in the channel and in the LDD region. The results are in good agreement with experimental data reported by others.

• Oncology Letters
• /
• v.17 no.5
• /
• pp.4735-4741
• /
• 2019

Fms-like tyrosine kinase 3 (FLT3) is a valuable pharmacological target in the treatment of acute myeloid leukemia (AML). LDD-1075 and LDD-1076 are indirubin derivatives, and LDD-1075 is the ester form of LDD-1076. LDD-1076 exhibited a potent in vitro FLT3 kinase activity inhibition with an IC₅₀ of 7.89 nM, whereas, LDD-1075 demonstrated a relatively weak activity against FLT3 (IC₅₀ of 3.19 µM). In contrast with the results of the FLT3 kinase activity inhibition assay, the LDD-1076 did not affect the growth of the MV4-11 cell line, which harbors the constitutively activated form of the FLT3 mutation. Notably, LDD-1075 exhibited a strong cytotoxic effect against the MV4-11 cells. When LDD-1075 was incubated with the MV4-11 cell lysate, the formation of LDD-1076 was observed. Treatment with LDD-1075 inhibited the FLT3 phosphorylation along with the phosphorylation of the signal transducer and activator of transcription 5 protein, which is a downstream signal transducer of FLT3. Treatment with LDD-1075 induced apoptosis and cell cycle arrest at the G1 phase. The present study demonstrated that the LDD-1076 formed by the bioconversion of LDD-1075 is a potent FLT3 inhibitor with anti-leukemic activity.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.33A no.10
• /
• pp.123-129
• /
• 1996

LDD structure is widely accepted in fabricating short channel MOSFETs due to reduced short channel effect originated form lower drain edge electric field. However, modeling of the LDD device is troublesome because the analysis methods of LDD region known are either too complicated or inaccurate. To solve the problem, this paper presents a nonlinear resistance model for the LDD region based on teh fact that the electron mobility changes with positive gate bias because accumulation layer of electrons is formed at the surface of the LDD region. To prove the usefulness of the model, single source/drain and LDD nMOSFETs were fabricated with 0.35$\mu$m CMOS technolgoy. For the fabricated devices we have measured I$_{ds}$-V$_{gs}$ characteristics and compare them to the modeling resutls. First of all, we calculated channel and LDD region mobility from I$_{ds}$-V$_{gs}$ characteristics of 1050$\AA$ sidewall, 5$\mu$m channel length LDD NMOSFET. Then we MOSFET and found good agreement with experiments. Next, we use calculated channel and LDD region mobility to model I$_{ds}$-V$_{gs}$ characteristics of LDD mMOSFET with 1400 and 1750$\AA$ sidewall and 5$\mu$m channel length and obtained good agreement with experiment. The single source/drain device characteristic modeling results indicates that the cahnnel mobility obtained form our model in LDD device is accurate. In the meantime, we found that the LDD region mobility is governed by phonon and surface roughness scattering from electric field dependence of the mobility. The proposed model is useful in device and circuit simulation because it can model LDD device successfully even though it is mathematically simple.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.24 no.3
• /
• pp.478-485
• /
• 1987

Optimization of the sub-micron N-channel MOSFET with the LDD(Lightly Doped Drain)structure has been investigated. LDD devices with various length of n-region, n-dose and n-implantation species were fabricated for this purpose. It will be shown that LDD devices have lower substrate current by an order of magnitude and higher breakdown voltage than the conventional devices with comparable channel length. Optimized LDD structure has been found when the sidewall thickness is 2500\ulcorner and n-region is phosphorus implantd with the dose of 1.0E13/cm\ulcorner It has been found that transconductance degradation is less than 20%.

• Proceedings of the KIEE Conference
• /
• 1997.07d
• /
• pp.1475-1477
• /
• 1997

We have fabricated a novel LDD structured polysilicon thin film transistor with a simple fabrication process, compared with the conventional LDD poly-Si TFT, without LDD implantation by employing taper etched $SiO_2$ film instead of LDD implant mask. The leakage current of the novel LDD device is reduced significantly in OFF state while keeping the ON current to be almost identical to that of the non-LDD poly-Si TFTs.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.11 no.7
• /
• pp.522-526
• /
• 1998

We have fabricated a LDD structured polysilicon thin film transistor with low leakge current and the optimized LDD length has been obtained. The device performance is improved is improved by hydrogen passivation process. The on.off current ratio of poly0Si TFT s with $0.5{\mu}m$ and $1.0{\mu}m$ LDD length is much higher than that of conventional structured device due to the decrease of leakege current. The optimized LDD length may be $0.5{\mu}$ from the experimental data such as on/off current ratio, threshold voltage and hydrogenation effect.

• Journal of the Institute of Electronics Engineers of Korea TE
• /
• v.37 no.2
• /
• pp.12-16
• /
• 2000

The electrical characteristics of n-channel LDD structured poly-Si TFT's have been systematically investigated. It have been found that the LDD regions act as the effect of series resistance and reducing the electric field. Kink effect is disappeared and off current is greatly reduced, while on current is slightly reduced. On/off current ratio graph shows that LDD device's switching characteristic is better than that of conventional device. As a result of study, it is concluded that the effect of electric field's reduction is more dominant than that of series resistance.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.32A no.2
• /
• pp.324-331
• /
• 1995

The leakage current characteristics of the low temperature processed LDD structure poly-Si TFT is analyzed. The excimer laser technology was applied to the recrystallization process of poly-Si film and the maximum processing temperature was retained under 600.deg.C. From the fabricated LDD space 0.3.mu.m to 3$\mu$m, the best on/off current ration could be obtained with the 1.3$\mu$m LDD space. And the threshold voltage did not increase more than 4V over 0.8$\mu$m LDD space. The characteristics of leakage current was compared to non-LDD structure TFT to analyze the mechanism of leakage current. Consequently, it could be concluded that the leakage current is strongly affected by the trap states as well as high electric field between gate and drain.

• Proceedings of the IEEK Conference
• /
• 2003.07b
• /
• pp.1105-1108
• /
• 2003

In this paper, we have fabricated the hydrogenated n-channel polysilicon thin film transistor (TFT) with LDD structure and have analyzed the hot carrier degradation characteristics by electrical stress. We have compared the threshold voltage (Vth), sub-threshold slope (S), and trans-conductance (Gm) for devices with LDD (Lightly Doped Drain) structure and non-LDD at same active sizes. We have analyzed the hot carrier effects by the hydrogenation in devices. As a analyzed results, the threshold voltage, sub-threshold slope for n-channel poly-si TFT were increased, trans-conductance was decreased. The effects of hydrogenation in n-channel poly-si TFT with LDD structure were shown the lower variations of characteristics than devices of the non-LDD structure with nomal process.