• 제목/요약/키워드: Insulating Gate

검색결과 50건 처리시간 0.027초

강유전체를 게이트 절연층으로 한 수소화 된 비정질실리콘 박막 트랜지스터 (a-Si:H TFT Using Ferroelectrics as a Gate Insulator)

  • 허창우;윤호군;류광렬
    • 한국정보통신학회:학술대회논문집
    • /
    • 한국해양정보통신학회 2003년도 추계종합학술대회
    • /
    • pp.537-541
    • /
    • 2003
  • 강유전체(SrTiO$_3$) 박막을 게이트 절연층으로 하여 수소화 된 비정질 실리콘 박막 트랜지스터를 유리 기판위에 제조하였다. 강유전체는 기존의 SiO$_2$, SiN 등과 같은 게이트 절연체에 비하여 유전특성이 매우 뛰어나 TFT의 ON 전류를 증가시키고 문턱전압을 낮추며 항복특성을 개선하여 준다. PECVD 에 의하여 증착된 a-Si:H 는 FTIR 측정 결과 2,000 $cm^{-}$1 과 635 $cm^{-}$l 및 876 cm-1 에서 흡수 밴드가 나타났으며, 2,000 $cm^{-1}$ / 과 635 $cm^{-1}$ / 은 SiH$_1$ 의 stretching 과 rocking 모드에 기인 한 것이며 876 $cm^{-1}$ / 의 weak 밴드는 SiH$_2$ vibration 모드에 의한 것이다. a-SiN:H 는 optical bandgap 이 2.61 eV 이고 굴절률은 1.8 - 2.0, 저항률은 $10^{11}$ - $10^{15}$ $\Omega$-cm 정도로 실험 조건에 따라 약간 다르게 나타난다. 강유전체(SrTiO$_3$) 박막의 유전상수는 60 - 100 정도이고 항복전계는 1MV/cm 이상으로 우수한 절연특성을 갖고 있다. 강유전체를 이용한 TFT 의 채널 길이는 8 - 20 $\mu$m, 채널 넓이는 80 - 200 $\mu$m 로서 드레인 전류가 게이트 전압 20V에서 3 $\mu$A 이고 Ion/Ioff 비는 $10^{5}$ - $10^{6}$, Vth 는 4 - 5 volts 이다.

  • PDF

고유전율 AIN 절연층을 사용한 비휘발성 강유전체 메모리용 MFIS 구조의 제작 및 특성 (Fabrications and Properties of MFIS Structures using high Dielectric AIN Insulating Layers for Nonvolatile Ferroelectric Memory)

  • 정순원;김광희;구경완
    • 대한전자공학회논문지SD
    • /
    • 제38권11호
    • /
    • pp.765-770
    • /
    • 2001
  • 고온 급속 열처리시킨 LiNbO₃/AIN/Si(100) 구조를 이용하여 MFIS 소자를 제작하고, 비휘발성 메모리 동작 가능성을 확인하였다. 고유전율 AIN 박막 위에 Pt 전극을 증착시켜 제작한 MIS 구조에서 측정한 1MHz C-V 특성곡선에서는 히스테리시스가 전혀 없고 양호한 계면특성을 보였으며, 축적 영역으로부터 산출한 비유전율 값은 약 8 이었다. Pt/LiNbO₃/AIN/Si(100) 구조에서 측정한 1MHz C-V 특성의 축적영역에서 산출한 LiNbO₃ 박막의 비유전율 값은 약 23 이었으며, ±5 V의 바이어스 범위 내에서의 메모리 윈도우는 약 1.2 V이었다. 이 MFIS 구조에서의 게이트 누설전류밀도는 ±500 kV/cm의 전계 범위 내에서 10/sup -9/ A/㎠ 범위를 유지하였다. 500 kHz의 바이폴러 펄스를 인가하면서 측정한 피로특성은 10/sup 11/ cycle 까지 초기값을 거의 유지하는 우수한 특성을 보였다.

  • PDF

Flexible E-Paper Displays Using Low-Temperature Process and Printed Organic Transistor Arrays

  • Jin, Yong-Wan;Kim, Joo-Young;Koo, Bon-Won;Song, Byong-Gwon;Kim, Jung-Woo;Kim, Do-Hwan;Yoo, Byung-Wook;Lee, Ji-Youl;Chun, Young-Tea;Lee, Bang-Lin;Jung, Myung-Sup;Park, Jeong-Il;Lee, Sang-Yoon
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2009년도 9th International Meeting on Information Display
    • /
    • pp.431-433
    • /
    • 2009
  • We developed 4.8 inch WQVGA e-paper on plastic substrate using organic field effect transistors (OFETs). Polyethylene naphthalate (PEN) film was used as a flexible substrate and arrays of OFETs with bottom-gate, bottom-contact structure were fabricated on it. Lowtemperature curable organic gate insulating materials were employed and polymer semiconductor solutions were ink-jetted on arrays with high-resolution. At all steps, process temperature was limited below $130^{\circ}C$. Finally, we could drive flexible e-paper displays based on OFET arrays with the resolution of 100 dpi.

  • PDF

전계결합을 이용한 면대면 무선 에너지 전송회로 개발 (Power Stage Design for a Surface Wireless Power Transmission System using a Coupled Electric Field)

  • 최성진;김세영;최병우
    • 제어로봇시스템학회논문지
    • /
    • 제20권2호
    • /
    • pp.143-148
    • /
    • 2014
  • Conventional wireless power transfer methods based on coupled magnetic fields need a complex winding structure on the surface of the energy transfer and shows poor efficiency near metal objects due to the eddy current effect. In this study, to mitigate these problems, we investigate an electric field-coupled power transmission system, which is less prone to metal object problems and EMI. Because of the fundamental physical limit in the size of link capacitances, a half-bridge converter with an impedance matching transformer is proposed and the design procedure is derived to provide a soft-switching scheme. Hardware implementation shows that the proposed scheme with a pair of 10cm by 10cm copper plate can power a 1.4W USB FAN in a separation of 0.2mm by using insulating paper when driven by 227 kHz gate pulse.

Dielectric Properties of Poly(vinyl phenol)/Titanium Oxide Nanocomposite Thin Films formed by Sol-gel Process

  • Myoung, Hey-J;Kim, Chul-A;You, In-Kyu;Kang, Seung-Y;Ahn, Seong-D;Kim, Gi-H;Oh, ji-young;Baek, Kyu-Ha;Suh, Kyung-S;Chin, In-Joo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.II
    • /
    • pp.1572-1575
    • /
    • 2005
  • Poly(vinyl phenol)(PVP)/$TiO_2$ nanocomposite the films have been prepared incorporating metal alkoxide with vinyl polymer to obtain high dielectric constant gate insulating material for a organic thin film transistor. The surface composition, the morphology, and the thermal and electrical properties of the hybrid nanocomposite films were observed by ESCA, scanning electron microscopy (SEM), atomic force microscopy(AFM), and thermogravimetric analysis (TGA). Thin hybrid films exhibit much higher dielectric constants (7.79 at 40wt% metal alkoxide).

  • PDF

A prototype active-matrix field emission display with poly-Si field emitter arrarys and thin-film transistors

  • Song, Yoon-Ho;Lee, Jin-Ho;Kang, Seung-Youl;Park, Sng-Yool;Suh, Kyung-Soo;Park, Mun-Yang;Cho, Kyoung-Ik
    • Journal of Korean Vacuum Science & Technology
    • /
    • 제3권1호
    • /
    • pp.33-37
    • /
    • 1999
  • We present, for the first time, a prototype active-matrix field emission display (AMFED) with 25$\times$25 pixels in which polycrystalline silicon fie이 emitter array (poly-Si FEA) and thin-film transistor (TFT) were monolityically intergrated on an insulating substrate. The FEAs showed relatively large electron emissions above at a gate voltage of 50 V, and the TFTs were designed to have low off-stage currents even though at high drain voltages. The intergrated poly-Si TFT controlled electron emissions of the poly-Si FEA actively, resulting in improvement in the emission stability and reliability along with a low-voltage control of field emission below 25V. With the prototype AMFED we have displayed character patterns by low-boltage pertipheral circuits of 15 V in a high vacuum chamber.

  • PDF

PVP 게이트 절연막을 이용한 유기박막트랜지스터 제작 (Fabrication of Organic TFT wi th PVP Gate Insulating layer)

  • 장지근;서동균;임용규;장호정;오명환
    • 한국반도체및디스플레이장비학회:학술대회논문집
    • /
    • 한국반도체및디스플레이장비학회 2005년도 추계 학술대회
    • /
    • pp.83-88
    • /
    • 2005
  • 유기 절연층을 갖는 유기 박막트랜지스터 (organic TFT)를 제작하여 소자 성능을 조사하였다. 유기 절연층의 형성에서는 polyvinyl 계열의 PVP(poly-4-vinylphenol)와 PVT(polyvinyltoluene)를 용질로, PGMEA (propylene glycol mononethyl ether acetate)를 용매로 사용하였다. 또한, 열경화성 수지인 poly(melamine-co-formaldehyde)를 경화제로 사용하여 유기 절연층의 cross-link 를 시도하였다. MIM 구조로 유기 절연층의 특정을 측정한 결과, PVT는 PVP에 비해 절연 특성이 떨어지는 경향을 보였다. 게이트 절연막의 제작에서 PVP를 cobpolymer 방식과 cross-linked 방식으로 실험 해 본 결과, cross-link 방식에서 낮은 누설전류 특성을 나타내었다. OTFT 제작에서는 PVP를 용질로, poly(melanine-co-formaldehyde)를 경화제로 사용한 cross-linked PVP 를 게이트 절연막으로 이용하였다. PVP copolymer($20\;wt\%$)에 $10\;wt\%$ poly(melamine- co-formaldehyde)를 혼합한 cross-linked PVP 를 게이트 절연막으로 사용하여 top contact 구조의 OTFT를 제작한 결과 약 $0.23\;cm^2/Vs$의 정공 이동도와 약 $0.4{\times}10^4$의 평균 전류점멸비를 나타내었다.

  • PDF

이산화탄소를 이용한 ZTO 박막의 이동도와 안정성분석 (Element Analysis related to Mobility and Stability of ZTO Thin Film using the CO2 Gases)

  • 오데레사
    • 한국재료학회지
    • /
    • 제28권12호
    • /
    • pp.758-762
    • /
    • 2018
  • The transfer characteristics of zinc tin oxide(ZTO) on silicon dioxide($SiO_2$) thin film transistor generally depend on the electrical properties of gate insulators. $SiO_2$ thin films are prepared with argon gas flow rates of 25 sccm and 30 sccm. The rate of ionization of $SiO_2$(25 sccm) decreases more than that of $SiO_2$(30 sccm), and then the generation of electrons decreases and the conductivity of $SiO_2$(25 sccm) is low. Relatively, the conductivity of $SiO_2$(30 sccm) increases because of the high rate of ionization of argon gases. Therefore, the insulating performance of $SiO_2$(25 sccm) is superior to that of $SiO_2$(30 sccm) because of the high potential barrier of $SiO_2$(25 sccm). The $ZTO/SiO_2$ transistors are prepared to research the $CO_2$ gas sensitivity. The stability of the transistor of $ZTO/SiO_2$(25 sccm) as a high insulator is superior owing to the high potential barrier. It is confirmed that the electrical properties of the insulator in transistor devices is an important factor to detect gases.

The Study on the Uniformity, Deposition Rate of PECVD SiO2 Deposition

  • Eun Hyeong Kim;Yoon Hee Choi;Hyeon Ji Jeon;Woo Hyeok Jang;Garam Kim
    • 반도체디스플레이기술학회지
    • /
    • 제23권2호
    • /
    • pp.87-91
    • /
    • 2024
  • SiO2, renowned for its excellent insulating properties, has been used in the semiconductor industry as a valuable dielectric material. High-quality SiO2 films find applications in gate spacers and interlayer insulation gap-fill oxides, among other uses. One of the prevalent methods for depositing these SiO2 films is plasma enhanced chemical vapor deposition (PECVD) favored for its relatively low processing costs and ability to operate at low temperatures. However, compared to the increasingly utilized atomic layer deposition (ALD) method, PECVD exhibits inferior film characteristics such as uniformity. This study aims to produce SiO2 films with uniformity as close as possible to those achieved by ALD through the adjustment of PECVD process parameters. we conducted a total of nine PECVD processes, varying the process time and gas flow rates, which were identified as the most influential factors on the PECVD process. Furthermore, ellipsometry analysis was employed to examine the uniformity variations of each process. The experimental results enabled us to elucidate the relationship between uniformity and deposition rate, as well as the impact of gas flow rate and deposition time on the process outcomes. Additionally, thickness measurements obtained through ellipsometer facilitate the identification of optimal process parameters for PECVD.

  • PDF

고전압 β-산화갈륨(β-Ga2O3) 전력 MOSFETs (High Voltage β-Ga2O3 Power Metal-Oxide-Semiconductor Field-Effect Transistors)

  • 문재경;조규준;장우진;이형석;배성범;김정진;성호근
    • 한국전기전자재료학회논문지
    • /
    • 제32권3호
    • /
    • pp.201-206
    • /
    • 2019
  • This report constitutes the first demonstration in Korea of single-crystal lateral gallium oxide ($Ga_2O_3$) as a metal-oxide-semiconductor field-effect-transistor (MOSFET), with a breakdown voltage in excess of 480 V. A Si-doped channel layer was grown on a Fe-doped semi-insulating ${\beta}-Ga_2O_3$ (010) substrate by molecular beam epitaxy. The single-crystal substrate was grown by the edge-defined film-fed growth method and wafered to a size of $10{\times}15mm^2$. Although we fabricated several types of power devices using the same process, we only report the characterization of a finger-type MOSFET with a gate length ($L_g$) of $2{\mu}m$ and a gate-drain spacing ($L_{gd}$) of $5{\mu}m$. The MOSFET showed a favorable drain current modulation according to the gate voltage swing. A complete drain current pinch-off feature was also obtained for $V_{gs}<-6V$, and the three-terminal off-state breakdown voltage was over 482 V in a $L_{gd}=5{\mu}m$ device measured in Fluorinert ambient at $V_{gs}=-10V$. A low drain leakage current of 4.7 nA at the off-state led to a high on/off drain current ratio of approximately $5.3{\times}10^5$. These device characteristics indicate the promising potential of $Ga_2O_3$-based electrical devices for next-generation high-power device applications, such as electrical autonomous vehicles, railroads, photovoltaics, renewable energy, and industry.