• Title/Summary/Keyword: Input current

Search Result 3,425, Processing Time 0.032 seconds

A Study on Tracking Algorithm for Moving Object Using Partial Boundary Line Information (부분 외곽선 정보를 이용한 이동물체의 추척 알고리즘)

  • Jo, Yeong-Seok;Lee, Ju-Sin
    • The KIPS Transactions:PartB
    • /
    • v.8B no.5
    • /
    • pp.539-548
    • /
    • 2001
  • In this paper, we propose that fast tracking algorithm for moving object is separated from background, using partial boundary line information. After detecting boundary line from input image, we track moving object by using the algorithm which takes boundary line information as feature of moving object. we extract moving vector on the imput image which has environmental variation, using high-performance BMA, and we extract moving object on the basis of moving vector. Next, we extract boundary line on the moving object as an initial feature-vector generating step for the moving object. Among those boundary lines, we consider a part of the boundary line in every direction as feature vector. And then, as a step for the moving object, we extract moving vector from feature vector generated under the information of the boundary line of the moving object on the previous frame, and we perform tracking moving object from the current frame. As a result, we show that the proposed algorithm using feature vector generated by each directional boundary line is simple tracking operation cost compared with the previous active contour tracking algorithm that changes processing time by boundary line size of moving object. The simulation for proposed algorithm shows that BMA operation is reduced about 39% in real image and tracking error is less than 2 pixel when the size of feature vector is [$10{\times}5$] using the information of each direction boundary line. Also the proposed algorithm just needs 200 times of search operation bout processing cost is varies by the size of boundary line on the previous algorithm.

  • PDF

A Design of LLC Resonant Controller IC in 0.35 um 2P3M BCD Process (0.35 um 2P3M BCD 공정을 이용한 LLC 공진 제어 IC 설계)

  • Cho, Hoo-Hyun;Hong, Seong-Wha;Han, Dae-Hoon;Cheon, Jeong-In;Hur, Jeong;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.5
    • /
    • pp.71-79
    • /
    • 2010
  • This paper presents a design of a LLC resonant controller IC. LLC resonant controller IC controls the voltage of the 2nd side by adjusting frequency the input frequency of the external resonant circuit. The clock generator is integrated to provide the pulse to the resonant circuit and its frequency is controlled by the external resistor. Also, the frequency of the VCO is adjusted by the feedback voltage. The protection circuits such as UVLO(Under Voltage Lock Out), brown out, fault detector are implemented for the reliable and stable operation. The HVG, and LVG drivers can provide the high current and voltage to the IGBT. The designed LLC resonant controller IC is fabricated with the 0.35 um 2P3M BCD process. The overall die size is $1400um{\times}1450um$, and supply voltage is 5V, 15V.

Third order Sigma-Delta Modulator with Delayed Feed-forward Path for Low-power Operation (저전력 동작을 위한 지연된 피드-포워드 경로를 갖는 3차 시그마-델타 변조기)

  • Lee, Minwoong;Lee, Jongyeol
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.10
    • /
    • pp.57-63
    • /
    • 2014
  • This paper proposes an architecture of $3^{rd}$ order SDM(Sigma-Delta Modulator) with delayed feed-forward path in order to reduce the power consumption and area. The proposed SDM improve the architecture of conventional $3^{rd}$ order SDM which consists of two integrators. The proposed architecture can increase the coefficient values of first stage doubly by inserting the delayed feed-forward path. Accordingly, compared with the conventional architecture, the capacitor value($C_I$) of first integrator is reduced by half. Thus, because the load capacitance of first integrator became the half of original value, the output current of first op-amp is reduced as 51% and the capacitance area of first integrator is reduced as 48%. Therefore, the proposed method can optimize the power and the area. The proposed architecture in this paper is simulated under conditions which are supply voltage of 1.8V, input signal 1Vpp/1KHz, signal bandwidth of 24KHz and sampling frequency of 2.8224MHz in the 0.18um CMOS process. The simulation results are SNR(Signal to Noise Ratio) of 88.9dB and ENOB(Effective Number of Bits) of 14-bits. The total power consumption of the proposed SDM is $180{\mu}W$.

A Design of the New Three-Line Balun (새로운 3-라인 발룬 설계)

  • 이병화;박동석;박상수
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.14 no.7
    • /
    • pp.750-755
    • /
    • 2003
  • This paper proposes a new three-line balun. The equivalent circuit of the proposed three-line balun is presented, and impedance matrix[Z]of the equivalent circuit is derived from the relationship between the current and voltage at each port. The design equation for a given set of balun impedance at input and output ports is presented using[S]parameters, which is transferred fom impedance matrix,[Z]. To demonstrate the feasibility and validity of design equation, multi-layer ceramic(MLC) chip balun operated in the 2.4 GHz ISM band frequency is designed and fabricated by the use of the low temperature co-fired ceramic(LTCC) technology. By employing both the proposed new three-line balun equivalent circuit and multi-layer configuration provided by LTCC technology, the 2012 size MLC balun is realized. Measured results of the multi-layer LTCC three-line balun match well with the full-wave electromagnetic simulation results, and measured in band-phase and amplitude balances over a wide bandwidth are excellent. This proposed balun is very easily applicable to multi-layer structure using LTCC as shown in the paper, and also can be realized with microstrip lines on PCB. This distinctive performance is very favorable for wireless communication systems such as wireless LAN(Local Area Network) and Bluetooth applications.

A Study on the Korean Costume Pattern Design Using CAD System(I) -With Concentration on the Girl's Color-Strip Blouse & Skirt- (CAD SYSTEM을 이용한 한복의 기성복 설계에 관한 연구(I) -여아 색\ulcorner 저고리 및 치마를 중심으로-)

  • 조영아
    • Journal of the Korean Society of Costume
    • /
    • v.19
    • /
    • pp.105-125
    • /
    • 1992
  • The research, aiming an automatic pattern design of Korean Costume by utilizing CAD system, tried Grading, Seaming and Marking with a theme of girl's color-strip blouse & skirt. The content & conclusion of the research can be outlined as follows; 1) As we reviewed the current situation of Korean costume which becomes more likely celebrational or festival costume, while the demand of it is getting increase, it's being dealt mostly as ready-made dresses with different qualities & designs. Especially childrens ready-made ones were highly demanded to be picked up as the theme. 2) For the original drawing of children's color-strip blouse & skirt, Kyung-Ja Park's drawing method was used here, and for the substitute of particular body parts absolute size, Joo-Won Lee's standard size chart from a size-study by ages. 3) To work with CAD system we had input master pattern, drawn for age 5 as basic size, then graded six step-sizes for 1-11 years old. For add-subtract of particular body parts size, we graded through computing the standard variation among items to get the pattern developed into ready-made standard size, we can make precise plotting by grading wanted size very rapidly if we correct the rule of changed items different from standard size to make utilization possible enough with easy order method of ready-made Korean Dress. 4) We produced Marker after attaching a margin to seam accordingly by parts for each pattern using P/D/S to mark, In mass gament-cutting, the loss of time and material can minimized. In this research the apparel CAD system which has been utilized and only be western fashion industry was introduced for the design of ready-made Korean costume and utilized it in Grading, Marking which are critical steps to improve productivity and have reported the result in the research. Thus we expect that less cost, improved productivity and better quality with minimized loss of material from marking as well as from prompt and precise size-drawing. Furthermore the utilization of CAD system is considered as an effective one in terms of the research & the development to remove effective one in terms of the research & the development to remove irrational elements in the design and production process of Korean costume as well as in terms of the study of Korean Costume development through creative works of Korean Costume.

  • PDF

Voronoi-Based Search Scheme for Road Network Databases (도로 망 데이터베이스를 위한 보로노이 기반의 탐색 방안)

  • Kim, Dae-Hoon;Hwang, Een-Jun
    • Journal of IKEEE
    • /
    • v.11 no.4
    • /
    • pp.348-357
    • /
    • 2007
  • Due to the improved performance and cost of personal mobile devices and rapid progress of wireless communication technology, the number of users who utilize these devices is increasing. This trend requires various types of services be available to users. So far, there have been many solutions provided for the shortest path problem. But, technologies which can offer various recommendation services to user depending on user’s current location are focused on Euclidean spaces rather than road network. Thus, in this paper, we extend the previous work to satisfy this requirement on road network database. Our proposed scheme requires pre-computation for the efficient query processing. In the preprocessing step, we first partition the input road network into a fixed number of Voronoi polygons and then pre-compute routing information for each polygon. In the meantime, we select the number of Voronoi polygons in proposition to the scale of road network. Through this selection, the required size of pre-computation is linearly increasing to the size of road network. Using this pre-computated information, we can process queries more quickly. Through experiments, we have shown that our proposed scheme can achieve excellent performance in terms of scheduling time and the number of visited nodes.

  • PDF

Image Contrast Enhancement Technique for Local Dimming Backlight of Small-sized Mobile Display (소형 모바일 디스플레이의 Local Dimming 백라이트를 위한 영상 컨트라스트 향상 기법)

  • Chung, Jin-Young;Yun, Ki-Bang;Kim, Ki-Doo
    • 전자공학회논문지 IE
    • /
    • v.46 no.4
    • /
    • pp.57-65
    • /
    • 2009
  • This paper presents the image contrast enhancement technique suitable for local dimming backlight of small-sized mobile display while achieving the reduction of the power consumption. In addition to the large-sized TFT-LCD, small-sized one has adopted LED for backlight. Since, conventionally, LED was mounted on the side edge of a display panel, global dimming method has been widely used. However, recently, new advanced method of local dimming by placing the LED to the backside of the display panel and it raised the necessity of sub-blocked processing after partitioning the target image. When the sub-blocked image has low brightness, the supply current of a backlight LED is reduced, which gives both enhancement of contrast ratio and power consumption reduction. In this paper, we propose simple and improved image enhancement algorithm suitable for the small-sized mobile display. After partitioning the input image by equal sized blocks and analyzing the pixel information in each block, we realize the primary contrast enhancement by independently processing the sub-blocks using the information such as histogram, mean, and standard deviation values of luminance(Y) component. And then resulting information is transferred to each backlight control unit for local dimming to realize the secondary contrast enhancement as well as reduction of power consumption.

Effect of plant growth regulators on soybean and red bean seedling growth

  • Lee, Won Hee;Ryu, Hee La;Jeong, Eun Ju;Lee, In Jung
    • Proceedings of the Korean Society of Crop Science Conference
    • /
    • 2017.06a
    • /
    • pp.204-204
    • /
    • 2017
  • In recent years the growth rates of world agricultural production and crop yields have slowed because of rapid urbanization but the agriculture mechanization implies the use of various power sources and improved farm tools and equipment to enhance the efficiency of utilization of various crop input. Therefore the current study was conducted to investigate the growth characteristics of seedlings treated with plant growth regulators for the production of seeds suitable for mechanical formulations of soybeans and red beans. The seeds of Uram bean and Arary red bean were sown in 128 well plug tray as the testing varieties. Three growth inhibitors such as 0.05% hexaconazole, prohexadion-calcium, and 0.1% diniconazole were treated and fifteen representative plants were collected from each treatment at 2, 5, 7, 13, 16, 17, 19, and 20 days interval after treatment. The collected plants were examined for the growth atributes such as plant height, root length, leaf area and chlorophyll. The growth promoter was treated at the 13th day after treatment with growth inhibitor and treated with 0.1% concentration of Pomina ($GA_{4+7}$ 1.8% + 6-benzylaminopurine 1.8%) and Nonaji (gibberellic acid 2% + $GA_{4+7}$ 2%). Initially the growth data was recorded to examine the effect of growth inhibitor, while after treatment with growth promoters, the growth attributes were recorded at 4th and 7th day. As a result of measuring the growth parameter of soybean, the inhibitory effect was shown in the aerobic treatment at the ground level at the 7th day after treatment. At the 4th day of growth promoting agents treatment, the stimulation effect of non - treated plants was greater than that of formalin treatments. As a result of measuring the growth attributes of red bean, In the latter part of the growth, at the 4th day after the growth promoter treatment. This study was able to confirm the effective growth regulators and treatment periods for each crop, and it was possible to control the growth of seedlings. Based on these results, it can be expected that the basis of seedling production technology of crops which is necessary for sowing and transplantation mechanization of agriculturle field can be established.

  • PDF

Analysis on the Risk-Based Screening Levels Determined by Various Risk Assessment Tools (II): Derivation of Particulate Emission Factor at Former Janghang Smelter Site (다양한 위해성평가 방법에 따라 도출한 토양오염 판정기준의 차이에 관한 연구 (II): (구)장항제련소부지의 기상 및 부지 특성을 반영한 비산계수 결정)

  • Jung, Jae-Woong;Yang, Kyung;Lee, Gwang-Hun;Ryu, Hye-Rim;Nam, Kyoung-Phile
    • Journal of Soil and Groundwater Environment
    • /
    • v.17 no.3
    • /
    • pp.21-31
    • /
    • 2012
  • This paper presents the short-term and long-term measures to determine the fugitive dust concentration in a contaminated site, which is a crucial step for the determination of particulate emission factor (PEF) for risk assessment. As a long-term measure, USEPA method employing Q/C value (inverse of the ratio of the geometric mean air concentration to the emission flux at center of a 0.5-acre square source) seems to be suitable as it reflects regional-specific meteorological conditions. However, it requires nation-wide database collection and interpretation. Use of ASTM method is an alternative as a short-term measure. The method is readily field-applicable as PEF calculation equation is simple and input parameters can be easily derived at the site of interest as well without the nation-wide efforts. Using ASTM method, PEF at the Former Janghang Smelter Site was determined. According to various mode of aggregate size distribution and fractions of vegetative cover, which are the most important factors in PEF calculation, PEF values at the Former Janghang Smelter Site varied greatly. When the mode of aggregate size distribution was set at 0.25 mm, PEF values at the Former Janghang Smelter Site was 5~20 times higher than the default PEF value (i.e., 35 ${\mu}g/m^3$) shown in the current Korean Soil Contamination Risk Assessment Guidance. On contrast, when the mode was set at 2 mm, PEF values at the Former Janghang Smelter Site was 160~640 times lower than the default PEF value in the Korean Guidance.

Low Temperature Hermetic Packaging by Localized Heating using Forced Potential Scheme Micro Heater (Forced Potential Scheme 미세 가열기를 이용한 부분 가열 저온 Hermetic 패키징)

  • 심영대;신규호;좌성훈;김용준
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.10 no.2
    • /
    • pp.1-5
    • /
    • 2003
  • In this project, the efficiency of localized heating for micro systems packaging is developed by using a forced potential scheme microheater. Less than 0.2 Mpa contact pressure was used for bonding with a 200 mA current input for $50{\mu}m$ width, $2{\mu}m$ height and $8mm{\times}8mm$, $5mm{\times}5mm$, $3mm{\times}3mm$ sized phosphorus-doped poly-silicon microheater. The temperature can be raised at the bonding region to $800^{\circ}C$, and it was enough to achieve a strong and reliable bonding in 3 minutes. The IR camera test results show improved uniformity in heat distribution compared with conventional microheaters. For performing the gross leak check, IPA (Isopropanol Alcohol) was used. Since IPA has better wetability than water, it can easily penetrate small openings, and is more suitable for conducting a gross leak check. The pass ratio of bonded dies was 67%, for conventional localized heating, and 85% for our newly developed FP scheme. The bonding strength was more than 25Mpa for FP scheme packaging, which shows that FP scheme can be a good candidate for micro-scale hermetic packaging.

  • PDF