• Journal of information and communication convergence engineering
• /
• v.8 no.5
• /
• pp.534-538
• /
• 2010

Efficient control of a marine engine requires an engine control unit (ECU) system that handles fast and precise signal processes for in-coming and out-going signals from fast running engines. In order to handle these roles, the sequential control has been adapted in the ECU system in small and medium size ship engines, which has caused high production cost and complexity of the system. Hence, this paper is focused on developing an distributed ECU system for high speed and high precision control of a marine engine by efficiently combining a CPLD chip and a microprocessor. By sharing load at the MCU with the designed CPLD chip, we could achieve in driving a marine engine with high speed and precise control so that the ECU board has been simplified and its production cost has been reduced.

• Proceedings of the KIEE Conference
• /
• 2009.07a
• /
• pp.2152_2153
• /
• 2009

In this study, the dynamic characteristic of a contact wire and pantograph suppling electrical power to high-speed trains are investigated from an electrical response point of view. To analysis power line disturbance by induced contact loss phenomenon for high speed operation, a hardware Simulator which considered contact loss between contact wire and the pantograph as well as contact wire deviation is developed. It is confirmed that a contact wire and pantograph model are necessary for studying the dynamic behavior of the pantograph system. One of the most important needs accompanied by increasing the speed of high-speed train is reduced that an arc phenomenon by loss of contact brings out EMI. In case of a high-speed train using electrical power, as comparison with diesel rolling stock, PLD(Power Line Disturbance) such as harmonic, transient voltage and current, EMI, dummy signal injection etc usually occurs. Throughout experiment, it is verified that an arc phenomenon is brought out for simulator operation and consequently conducted noise is flowed in electric circuit by power line disturbance.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.58 no.4
• /
• pp.427-431
• /
• 2009

In this study, the dynamic characteristic of a contact wire and pantograph suppling electrical power to high-speed trains are investigated from an electrical response point of view. To analysis power line disturbance by induced contact loss phenomenon for high speed operation, a hardware Simulator which considered contact loss between contact wire and the pantograph as well as contact wire deviation is developed. It is confirmed that a contact wire and pantograph model are necessary for studying the dynamic behavior of the pantograph system. One of the most important needs accompanied by increasing the speed of high-speed train is reduced that an arc phenomenon by loss of contact brings out EMI. In case of a high-speed train using electrical power, as comparison with diesel rolling stock, PLD(Power Line Disturbance) such as harmonic, transient voltage and current, EMI(Electromagnetic Interference), dummy signal injection etc usually occurs. Throughout experiment, it is verified that an arc phenomenon is brought out for simulator operation and consequently conducted noise is flowed in electric circuit by power line disturbance.

• Proceedings of the KSR Conference
• /
• 2009.05b
• /
• pp.499-503
• /
• 2009

In this study, the dynamic characteristic of a contact wire and pantograph suppling electrical power to high-speed trains are investigated from an electrical response point of view. To analysis power line disturbance by induced contact loss phenomenon for high speed operation, a hardware Simulator which considered contact loss between contact wire and the pantograph as well as contact wire deviation is developed. It is confirmed that a contact wire and pantograph model are necessary for studying the dynamic behavior of the pantograph system. One of the most important needs accompanied by increasing the speed of high-speed train is reduced that an arc phenomenon by loss of contact brings out EMI. In case of a high-speed train using electrical power, as comparison with diesel rolling stock, PLD(Power Line Disturbance) such as harmonic, transient voltage and current, EMI, dummy signal injection etc usually occurs. Throughout experiment, it is verified that an arc phenomenon is brought out for simulator operation and consequently conducted noise is flowed in electric circuit by power line disturbance.

• Journal of information and communication convergence engineering
• /
• v.6 no.4
• /
• pp.439-443
• /
• 2008

It is shown that even if the modulating frequency of the light is too high for direct detection the signal can be extracted by frequency conversion at the same time as the detection by means of the nonlinearity of the APD. When this frequency conversion detection is applied to an optical receiver, the detection bandwidth can be increased while the configuration of the optical detection circuit and the signal processing in the subsequent stages are simplified. A fundamental analysis is carried out with an APD which is confirmed experimentally.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.9 no.1
• /
• pp.22-33
• /
• 2005

In this paper, an efficient signal interference control technique to improve the high convergence speed of LMS algorithms is introduced in the adaptive transversal filter of DS/SS. The convergence characteristics of the proposed algorithm, whose coefficients are multiply adapted in a symbol time period by recycling the received data, is analyzed to prove theoretically the improvement of high convergence speed. According as the step-size parameter ${\mu}$ is increased, the rate of convergence of the algorithm is controlled. Also, an increase in the stop-size parameter ${\mu}$ has the effect of reducing the variation in the experimentally computed learning curve. Increasing the eigenvalue spread has the effect of controlling which is downed the rate of convergence of the adaptive equalizer. Increasing the steady-state value of the average squared error, proposed algorithm also demonstrate the superiority of signal interference control to the filter algorithm increasing convergence speed by (B+1) times due to the data-recycling LMS technique.

• Proceedings of the IEEK Conference
• /
• 2002.07a
• /
• pp.106-109
• /
• 2002

In the integrated systems, that is integrated digital TV(DTV) internet and home automation, like home server, is needed integration of digital TV video signal and computer graphic signal. The graphic signal is operating at the high speed and has time-divide-stream. So the re-request of data is not easy at the time of error detection. therefore EDAC algorithm is efficient. This paper presents the efficiency error detection auto correction(EDAC) for conversion of graphics signal to DTV video signal. A presented EDAC algorithms use the modified Hamming code for enhancing video quality and reliability. A EDAC algorithm of this paper can detect single error, double error, triple error and more error for preventing from incorrect correction. And it is not necessary an additional memory. In this paper The comparison between digital TV video signal and graphic signal, a EBAC algorithm and a design of conversion graphic signal to DTV signal with EDAC function is described.

• Journal of the Microelectronics and Packaging Society
• /
• v.17 no.4
• /
• pp.73-76
• /
• 2010

A two-facet approach was used to investigate the parametric performance of functional high-speed DDR3 (Double Data Rate) DRAM (Dynamic Random Access Memory) die placed in different types of BGA (Ball Grid Array) packages: wire-bonded BGA (FBGA, Fine Ball Grid Array), flip-chip (FCBGA) and lead-bonded $microBGA^{(R)}$. In the first section, packaged live DDR3 die were tested using automatic test equipment using high-resolution shmoo plots. It was found that the best timing and voltage margin was obtained using the lead-bonded microBGA, followed by the wire-bonded FBGA with the FCBGA exhibiting the worst performance of the three types tested. In particular the flip-chip packaged devices exhibited reduced operating voltage margin. In the second part of this work a test system was designed and constructed to mimic the electrical environment of the data bus in a PC's CPU-Memory subsystem that used a single DIMM (Dual In Line Memory Module) socket in point-to-point and point-to-two-point configurations. The emulation system was used to examine signal integrity for system-level operation at speeds in excess of 6 Gb/pin/sec in order to assess the frequency extensibility of the signal-carrying path of the microBGA considered for future high-speed DRAM packaging. The analyzed signal path was driven from either end of the data bus by a GaAs laser driver capable of operation beyond 10 GHz. Eye diagrams were measured using a high speed sampling oscilloscope with a pulse generator providing a pseudo-random bit sequence stimulus for the laser drivers. The memory controller was emulated using a circuit implemented on a BGA interposer employing the laser driver while the active DRAM was modeled using the same type of laser driver mounted to the DIMM module. A custom silicon loading die was designed and fabricated and placed into the microBGA packages that were attached to an instrumented DIMM module. It was found that 6.6 Gb/sec/pin operation appears feasible in both point to point and point to two point configurations when the input capacitance is limited to 2pF.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2006.05a
• /
• pp.607-610
• /
• 2006

The Digital Frequency Synthesizer(DFS) that generates the wideband signal with hish speed frequency hopping rate and high frequency resolution characteristics was implemented in this paper. The DFS was applied as local oscillator for direct frequency conversion IF modules of DVB-RCS, which directly generates the transmission immediate frequency signal by using DDS and wideband PLL technologies. The DDS technology provides high speed frequency hopping rate and high frequency resolution characteristics, which ate also the DVB-RCS requirement. The wideband PLL technology also provides the wideband signal generation, which is a necessity for direct frequency conversion modules. The implemented DFS provide the spurious suppression characteristic of -50 dBc, frequency resolution of 0.233 Hz and frequency hopping rate of 125 ns, respectively. Also the DFS represent the amplitude flatness of 3 dB and less in the pass-band and phase noise characteristic of -75 dBc/Hz at 1 kHz frequency offset.

• Journal of the Institute of Convergence Signal Processing
• /
• v.21 no.2
• /
• pp.67-72
• /
• 2020

AR service using the client-server method and existing physical markers(eg, OR Codes, etc.) causes a delay in the playback time of the contents because the contents download is executed after the marker recognition. In the case of the one-time installation method rather than the client-server method, proactive download of high-capacity contents for playback may cause an inefficiency of the storage space of the device(eg, smartphone, etc.). Therefore, in AR contents playback based on beacon's RSSI to secure the efficiency of the playback device storage space and to quickly play AR contents. The technique for high-speed playback in this study can be applied to various fields such as MICE exhibition using beacon signal.