• Title/Summary/Keyword: Hardware test

Search Result 1,065, Processing Time 0.028 seconds

Designing of Network based Tiny Ubiquitous Networked Systems (네트워크 기반의 소형 유비쿼터스 시스템의 개발)

  • Hwang, Kwang-Il;Eom, Doo-Seop
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.13 no.3
    • /
    • pp.141-152
    • /
    • 2007
  • In this paper, we present a network-oriented lightweight real-time system, which is composed of an event-driven operating system called the Embedded Lightweight Operating System (ELOS) and a generic multi hop ad hoc routing protocol suite. In the ELOS, a conditional preemptive FCFS scheduling method with a guaranteed time slot is designed for efficient real-time processing. For more elaborate configurations, we reinforce fault tolerance by supplementing semi-auto configuration using wireless agent nodes. The developed hardware platform is also introduced, which is a scalable prototype constructed using off-the-shelf components. In addition, in order to evaluate the performance of the proposed system, we developed a ubiquitous network test-bed on which several experiments with respect to various environments are conducted. The results show that the ELOS is considerably favorable for tiny ubiquitous networked systems with real-time constraints.

Design and Development of PCI-based 1553B Communication Software for Next Generation LEO On-Board Computer (차세대 저궤도 위성의 PCI 기반의 1553B 통신 소프트웨어 설계)

  • Choi, Jong-Wook;Jeong, Jae-Yeop;Yoo, Bum-Soo
    • Journal of Satellite, Information and Communications
    • /
    • v.11 no.3
    • /
    • pp.65-71
    • /
    • 2016
  • Currently developing the OBC of the next-generation LEO satellite by Korea Aerospace Research Institute adopts the LEON2-FT/AT697F processor to achieve high performance. And various communication devices such as SpaceWire, MIL-STD-1553B, DMAUART and CAN Master are integrated to the separated standard communication FPGAs within the OBC, where they can be controlled by the processor and flight software (FSW) through PCI interface. The Actel 1553BRM IP core is used for the 1553B in the next-generation LEO OBC and the B1553BRM wrapper from Aeroflex Gaisler is used for connecting it to the AMBA bus in FPGA. This paper presents the design and development of PCI-based 1553B communication software, and describes the handling mechanism of 1553B operation in FSW task level. Also it shows the test results on real-hardware and simulator.

Fast MAS Reallocation Method for Efficient Video Streaming Service of WiMedia MAC DRP (WiMedia MAC DRP 프로토콜에서 효율적인 영상 스트리밍 서비스를 위한 Fast MAS 재조정 기법)

  • Chung, Taewook;Chung, Chulho;Kim, Jaeseok
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.40 no.6
    • /
    • pp.1048-1057
    • /
    • 2015
  • In this paper, we propose a fast MAS reallocation method that can avoid reservation conflicts in the DRP process of WiMedia system in real time. WiMedia MAC DRP has been developed aimed QoS support for audio and video transmission that generate traffic periodically. The size variation of the video streaming data causes DRP reservation conflicts frequently, so that DRP could not support QoS of the video streaming service which is delay-sensitive. Fast MAS reallocation method could avoid reservation conflicts in real-time analyzing reservation requests information of the other device. Our proposed method is evaluated with test sequences using the software simulation and implemented in hardware/software with the integrated WiMedia MAC/PHY system.

Development of a Gateway System Between Underwater and Land Network and Real-Sea performance Test (수중-육상 네트워크 연계용 게이트웨이 부이시스템 개발 및 실 해역 성능 검증)

  • Lee, Jeong-Hee;Park, Jong-Won;Park, Jin-Yeong;Seo, Su-Jin;Lim, Young-Kon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.40 no.6
    • /
    • pp.1200-1207
    • /
    • 2015
  • A gateway buoy system connects a underwater network to a terrestrial network, which enables to efficiently monitor the underwater network on a land station. In this paper, we introduce an implemented gateway buoy system which relays gathered data from multiple underwater nodes to a land station in a real time. The gateway buoy hardware system is composed of a underwater acoustic modem system, a radio frequency modem system, and a gateway operating system. in additional, we have implemented a land operating program and a land monitoring program for gateway system and states of underwater network, respectively. We also perform real-sea experiments to verify the performance of the gateway buoy system which real-time monitors underwater network states and gateway system states.

Design of DUC/DDC for the Underwater Basestation Based on Underwater Acoustic Communication (수중기지국 수중 음향 통신을 위한 DUC/DDC 설계)

  • Kim, Sunhee
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.18 no.5
    • /
    • pp.336-342
    • /
    • 2017
  • Recently, there has been an increasing need for underwater communication systems to monitor ocean environments and prevent marine disasters, as well as to secure ocean resources. Most underwater communication systems adopted acoustic communication with a consideration of attenuation, absorption, and scattering in conductive sea water, and developed fully digital modems based on processors. In this study, a digital up converter (DUC) and a digital down converter (DDC) was developed for an underwater basestation based on underwater acoustic communication systems. Because one of the most important issues in underwater acoustic communication systems is low power consumption due to environmental problems, this study developed a specific hardware module for DUC and DDC. It supported four links of underwater acoustic communication systems and converted the sampling rate and frequency. The systemwas designed and verified using Verilog-HDL in ModelSim environment with the test data generated from baseband layer parts for an underwater base station.

Analysis of the Influence Factors of Data Loading Performance Using Apache Sqoop (아파치 스쿱을 사용한 하둡의 데이터 적재 성능 영향 요인 분석)

  • Chen, Liu;Ko, Junghyun;Yeo, Jeongmo
    • KIPS Transactions on Software and Data Engineering
    • /
    • v.4 no.2
    • /
    • pp.77-82
    • /
    • 2015
  • Big Data technology has been attracted much attention in aspect of fast data processing. Research of practicing Big Data technology is also ongoing to process large-scale structured data much faster in Relatioinal Database(RDB). Although there are lots of studies about measuring analyzing performance, studies about structured data loading performance, prior step of analyzing, is very rare. Thus, in this study, structured data in RDB is tested the performance that loads distributed processing platform Hadoop using Apache sqoop. Also in order to analyze the influence factors of data loading, it is tested repeatedly with different options of data loading and compared with data loading performance among RDB based servers. Although data loading performance of Apache Sqoop in test environment was low, but in large-scale Hadoop cluster environment we can expect much better performance because of getting more hardware resources. It is expected to be based on study improving data loading performance and whole steps of performance analyzing structured data in Hadoop Platform.

Reliability Analysis for Train Control System by Software Fault Tolerance Techniques (소프트웨어 결함허용 기법에 의한 열차제어시스템 신뢰도 분석)

  • Suh, Seog-Chul;Lee, Jong-Woo
    • Journal of the Korean Society for Railway
    • /
    • v.12 no.6
    • /
    • pp.1043-1048
    • /
    • 2009
  • PES (Programmable Electronic System) is used by software development for the train control system. PES has been widely used in real world and consists of hardware, firmware and application software. The PES are easily apply to many applications because its implementation has high flexibility. Many safety critical functions are realized through software in safety critical system. Normally, it is difficult to detect failures for PES system because the PES is too sophisticated to identify sources of the failure. So, the reliability analysis is needed by using software fault tolerance techniques. Currently, there are the recovery block, distributed recovery block, N-version programming, N self-checking programming in fault tolerance techniques. In this paper, the models of recovery block and N-version programming in software fault tolerance techniques are suggested by using the Markov model. Also, the reliability in the train control system is analyzed through changing time. The fault occupancy rates of the program, adjustment test and voter are stationary. So, the relation between time and reliability is presented by using Matlab program. In the result of reliability, the reliability of recovery block is more high than N-version programming in case of the same number of substitution block.

Inverse Kinematic Analysis for a three-axis Hydraulic Fatigue Simulator Coupling (3축 유압 피로 시뮬레이터의 커플링에 대한 역기구학적 해석)

  • Kim, Jinwan
    • Journal of Aerospace System Engineering
    • /
    • v.14 no.1
    • /
    • pp.16-20
    • /
    • 2020
  • The fatigue happening during the road riding of the vehicle and for the moment the aircraft lands on the runway is closely related to the life cycle of the landing gear, the airframe, the vehicle's suspension, etc. The multiple loads acting on the wheel are longitudinal, lateral, vertical, and braking forces. To study the dynamic characteristics and fatigue stiffness of the vehicle, the dynamic fatigue simulator generally has been used to represent the real road vibration in the lab. It can save time and cost. In hardware, the critical factor in the hydraulic fatigue simulator structure is to decouple each axis and to endure several load vibration. In this paper, the inverse kinematic analysis method derives the magnitude of movement of the hydraulic servo actuator by the coupling after rendering the maximum movement displacement in the axial direction at the center of the dummy wheel. The result of the analysis is that the coupling between the axes is weak to reproduce the real road vibrations precisely.

The Authentication Model which Utilized Tokenless OTP (Tokenless OTP를 활용한 인증 모델)

  • Kim, Ki-Hwan;Park, Dea-Woo
    • KSCI Review
    • /
    • v.14 no.2
    • /
    • pp.205-214
    • /
    • 2006
  • Is need Remote Access through internet for business of Ubiquitous Computing age, and apply OTP for confidentiality about inputed ID and Password, network security of integrity. Current OTP must be possessing hardware or Token, and there is limitation in security. Install a Snooping tool to OTP network in this treatise, and because using Cain, enforce ARP Cache Poisoning attack and confirm limitation by Snooping about user password. Wish to propose new system that can apply Tokenless OTP by new security way, and secure confidentiality and integrity. Do test for access control inflecting Tokenless OTP at Remote Access from outside. and could worm and do interface control with certification system in hundred. Even if encounter hacking at certification process, thing that connection is impossible without pin number that only user knows confirmed. Because becoming defense about outward flow and misuse and hacking of password when apply this result Tokenless OTP, solidify security, and evaluated by security system that heighten safety.

  • PDF

Hardware Design of the Synchronizer and the Demodulator of a 18000-3 PJM Mode Tag (18000-3 PJM 모드 태그의 동기부 및 복조부 하드웨어 설계)

  • Jeon, Don-Guk;Yang, Hoon-Gee
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.10 no.2
    • /
    • pp.77-83
    • /
    • 2011
  • In this paper, we present the design procedure of the synchronizer and the demodulator of a 13.56MHz RFID PJM tag, which was standardized in ISO 18000-3 mode 3. We optimize the algorithms in order to minimize the number of registers and implement them based on international standard. The designed module is simulated by Modelsim and FPGA. The synchronizer is composed of 3 correlators that is implemented by 1,024(16bit ${\times}$ 64cycle) registers. The demodulator is composed of 2 correlators that is implemented by 128(2bit ${\times}$ 64cycle) registers. The simulation performed with the demodulator integrated with the synchronizer shows that it works at about 87% success rate with the test data of SNR -2dB and 100% with those of SNR 4dB.