• Title/Summary/Keyword: Gate Insulator Thin Film

Search Result 174, Processing Time 0.033 seconds

DC magnetron sputtering을 이용하여 증착한 ZnO 기반의 박막 트랜지스터의 특성 및 stability 향상을 위한 후열처리

  • Kim, Gyeong-Taek;Mun, Yeon-Geon;Kim, Ung-Seon;Park, Jong-Wan
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.02a
    • /
    • pp.188-188
    • /
    • 2010
  • 최근까지는 주로 비정질 실리콘이 디스플레이의 채널층으로 상용화 되어왔다. 비정질 실리콘 기반의 박막 트랜지스터는 제작의 경제성 및 균일성을 가지고 있어서 널리 상용화되고 있다. 하지만 비정질 실리콘의 구조적인 문제인 낮은 전자 이동도(< 1 cm2/Vs)로 인하여 디스플레이의 대면적화에 부적합하며, 광학적으로 불투명한 특성을 갖기 때문에 차세대 디스플레이의 응용에 불리한 점이 있다. 이런 문제점의 대안으로 현재 국내외 여러 연구 그룹에서 산화물 기반의 반도체를 박막 트랜지스터의 채널층으로 사용하려는 연구가 진행중이다. 산화물 기반의 반도체는 밴드갭이 넓어서 광학적으로 투명하고, 상온에서 증착이 가능하며, 비정질 실리콘에 비해 월등히 우수한 이동도를 가짐으로 디스플레이의 대면적화에 유리하다. 특히 Zinc Oxide, Tin Oxide등의 산화물이 연구되고 있으며, indium이나 aluminum등을 첨가하여 전기적인 특성을 향상시키려는 노력을 보이고 있다. 본 연구에서는 Zinc Oxide 기반의 박막 트랜지스터를 DC magnetron sputtering를 이용하여 상온에서 제작한 후 다양한 조건에서의 후열처리를 통하여 소자의 특성의 최적화를 이루는 것을 시도하였다. 그리고 ITO를 전극으로 사용하여 bottom gate 구조의 박막 트랜지스터를 만들고 air 분위기에서 온도별, 시간별 열처리를 진행하였다. 또한 gate insulator의 처리를 통하여 thin film의 interface 개선을 통하여 소자의 성능 향상을 시도 하였다. semiconductor analyzer로 소자의 출력 특성 및 전이 특성을 평가하였다. 그 결과 기존의 a-Si 기반의 박막 트랜지스터보다 우수한 이동도의 특성을 갖는 ZnO 박막 트랜지스터를 얻었다. 그리고 이를 바탕으로 ZnO를 이용하여 대면적 적합한 디스플레이를 제작할 수 있다는 가능성을 보인다. 그리고 Temperature, Bias Temperature stability, 경시변화 등의 다양한 조건에서의 안정성을 평가하여 안정성이 향상을 확보하여 비정질 실리콘을 대체할 유력한 후보중위 하나가 될 것이라고 생각된다.

  • PDF

a-Si:H TFT Using Ferroelectrics as a Gate Insulator (강유전체를 게이트 절연층으로 한 수소화 된 비정질실리콘 박막 트랜지스터)

  • 허창우;윤호군;류광렬
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.10a
    • /
    • pp.537-541
    • /
    • 2003
  • The a-Si:H TFTs using ferroelectric of SrTiO$_3$, as a gate insulator is fabricated on glass. Dielectric characteristics of ferroelectric is better than SiO$_2$, SiN. Ferroelectric increases ON-current, decreases threshold voltage of TFT and also breakdown characteristics. The a-Si:H deposited by PECVD shows absorption band peaks at wavenumber 2,000 $cm^{-1}$ /, 635 $cm^{-1}$ / and 876 $cm^{-1}$ / according to FTIR measurement. Wavenumber 2,000 $cm^{-1}$ /, 635 $cm^{-1}$ / are caused by stretching and rocking mode SiH1. The wavenumber of weaker band, 876 $cm^{-1}$ / is due to SiH$_2$ vibration mode. The a-SiN:H has optical bandgap of 2.61 eV, refractive index of 1.8 - 2.0 and resistivity of 10$^{11}$ - 10$^{15}$ aim respectively. Insulating characteristics of ferroelectric is excellent because dielectric constant of ferroelectric is about 60 - 100 and breakdown strength is over 1 MV/cm. TFT using ferroelectric has channel length of 8 - 20 $\mu$m and channel width of 80 - 200 $\mu$m. And it shows drain current of 3 $\mu$A at 20 gate voltages, Ion/Ioff ratio of 10$^{5}$ - 10$^{6}$ and Vth of 4 - 5 volts.

  • PDF

Formation of PVP- Based Organic Insulating Layers and Fabrication of OTFTs (PVP-기반 유기 절연막 형성과 OTFT 제작)

  • Jang, Ji-Geun;Seo, Dong-Gyoon;Lim, Yong-Gyu
    • Korean Journal of Materials Research
    • /
    • v.16 no.5
    • /
    • pp.302-307
    • /
    • 2006
  • The formation and processing of organic insulators on the device performance have been studied in the fabrication of organic thin film transistors (OTFTs). The series of polyvinyls, poly-4-vinyl phenol(PVP) and polyvinyltoluene (PVT), were used as solutes and propylene glycol monomethyl ether acetate(PGMEA) as a solvent in the formation of organic insulators. The cross-linking of organic insulators was also attempted by adding the thermosetting material, poly (melamine-co-formaldehyde) as a hardener in the compound. The electrical characteristics measured in the metal-insulator-metal (MIM) structures showed that insulating properties of PVP layers were generally superior to those of PVT layers. Among the layers of PVP series: PVP(10 wt%) copolymer, 5 wt% cross-linked PVP(10 wt%), PVP(20 wt%) copolymer, 5 wt% cross-linked PVP(20 wt%) and 10 wt% cross-linked PVP(20 wt%), the 10 wt% cross-linked PVP(20 wt%) layer showed the lowest leakage current characteristics. Finally, inverted staggered OTFTs using the PVP(20 wt%) copolymer, 5 wt% cross-linked PVP(20 wt%) and 10 wt% cross-linked PVP(20 wt%) as gate insulators were fabricated on the polyether sulphone (PES) substrates. In our experiments, we could obtain the maximum field effect mobility of 0.31 $cm^2/Vs$ in the device from 5 wt% cross-linked PVP(20 wt%) and the highest on/off current ratio of $1.92{\times}10^5$ in the device from 10 wt% cross-linked PVP(20 wt%).

Formation and Characterization of Polyvinyl Series Organic Insulating Layers (폴리비닐 계열 유기절연막 형성과 특성평가)

  • Jang Ji-Geun;Jeong Jin-Cheol;Shin Se-Jin;Kim Hee-Won;Kang Eui-Jung;Ahn Jong-Myong;Seo Dong-Gyun;Lim Yong-Gyu;Kim Min-Young
    • Journal of the Semiconductor & Display Technology
    • /
    • v.5 no.1 s.14
    • /
    • pp.39-43
    • /
    • 2006
  • The polyvinyl series organic films as gate insulators of thin film transistor(TFT) have been processed and characterized on the polyether sulphone (PES) substrates . The poly-4-vinyl phenol(PVP) and polyvinyl toluene (PVT) were used as solutes and propylene glycol monomethyl ether acetate(PGMEA) as a solvent in the formation of organic insulators. The cross-linking of organic insulators was also attempted by adding the thermosetting material, poly (melamine-co-formaldehyde) as a hardener in the compound. The electrical characteristics measured in the metal-insulator-metal (MIM) structures showed that insulating properties of PVP layers were generally superior to those of PVT layers. Among the layers of PVP series; copolymer PVP(10 wt%), 5wt% cross-linked PVP(10 wt%), copolymer PVP(20 wt%), 5 wt% cross-linked PVP(20 wt%) and 10 wt% cross-linked PVP(20 wt%), the 10 wt% cross-linked PVP(20 wt%) layer showed the lowest leakage current of 1.2 pA at ${\pm}10V$. The ms value of surface roughness and the capcitance per unit area are 2.41 and $1.76nF/cm^2$ in the case of 10 wt% cross-linked PVP(20 wt%) layer, respectively.

  • PDF

Influence of gate insulator treatment on Zinc Oxide thin film transistors.

  • Kim, Gyeong-Taek;Park, Jong-Wan;Mun, Yeon-Geon;Kim, Ung-Seon;Sin, Sae-Yeong
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2010.05a
    • /
    • pp.54.2-54.2
    • /
    • 2010
  • 최근까지는 주로 비정질 실리콘이 디스플레이의 채널층으로 상용화 되어왔다. 비정질 실리콘 기반의 박막 트랜지스터는 제작의 경제성 및 균일성을 가지고 있어서 널리 상용화되고 있다. 하지만 비정질 실리콘의 구조적인 문제인 낮은 전자 이동도(< $1\;cm^2/Vs$)로 인하여 디스플레이의 대면적화에 부적합하며, 광학적으로 불투명한 특성을 갖기 때문에 차세대 디스플레이의 응용에 불리한 점이 있다. 이런 문제점의 대안으로 현재 국내외 여러 연구 그룹에서 산화물 기반의 반도체를 박막 트랜지스터의 채널층으로 사용하려는 연구가 진행중이다. 산화물 기반의 반도체는 밴드갭이 넓어서 광학적으로 투명하고, 상온에서 증착이 가능하며, 비정질 실리콘에 비해 월등히 우수한 이동도를 가짐으로 디스플레이의 대면적화에 유리하다. 특히 Zinc Oxide의 경우, band gap이 3.4eV로써, transparent conductors, varistors, surface acoustic waves, gas sensors, piezoelectric transducers 그리고 UV detectors 등의 많은 응용에 쓰이고 있다. 또한, a-Si TFTs에 비해 ZnO-based TFTs의 경우 우수한 소자 성능과 신뢰성을 나타내며, 대면적 제조시 우수한 균일성 및 낮은 생산비용이 장점이다. 그러나 ZnO-baesd TFTs의 경우 일정한 bias 아래에서 threshold voltage가 이동하는 문제점이 displays의 소자로 적용하는데 매우 중요하고 문제점으로 여겨진다. 특히 gate insulator와 channel layer사이의 interface에서의 defect에 의한 charge trapping이 이러한 문제점들을 야기한다고 보고되어진다. 본 연구에서는 Zinc Oxide 기반의 박막 트랜지스터를 DC magnetron sputtering을 이용하여 상온에서 제작을 하였다. 또한, $Si_3N_4$ 기판 위에 electron cyclotron resonance (ECR) $O_2$ plasma 처리와 plasma-enhanced chemical vapor deposition (PECVD)를 통하여 $SiO_2$ 를 10nm 증착을 하여 interface의 개선을 시도하였다. 그리고 TFTs 소자의 출력 특성 및 전이 특성을 평가를 하였고, 소자의 field effect mobility의 값이 향상을 하였다. 또한 Temperature, Bias Temperature stability의 조건에서 안정성을 평가를 하였다. 이러한 interface treatment는 안정성의 향상을 시킴으로써 대면적 디스플레의 적용에 비정질 실리콘을 대체할 유력한 물질이라고 생각된다.

  • PDF

Fabrication of a depletion mode p-channel GaAs MOSFET using $Al_2O_3$ gate insulator ($Al_2O_3$ 게이트 절연막을 이용한 공핍형 p-채널 GaAs MOSFET의 제조)

  • Jun, Bon-Keun;Lee, Tae-Hyun;Lee, Jung-Hee;Lee, Yong-Hyun
    • Journal of Sensor Science and Technology
    • /
    • v.8 no.5
    • /
    • pp.421-426
    • /
    • 1999
  • In this paper, we present p-channel GaAs MOSFET having $Al_2O_3$ as gate insulator fabricated on a semi-insulating GaAs substrate, which can be operated in the depletion mode. $1\;{\mu}m$ thick undoped GaAs buffer layer, $4000\;{\AA}$ thick p-type GaAs epi-layer, undoped $500{\AA}$ thick AlAs layer, and $50\;{\AA}$ thick GaAs cap layer were subsequently grown by molecular beam epitaxy(MBE) on (100) oriented semi-insulating GaAs substrate and this wafer was oxidized. AlAs layer was fully oxidized as a $Al_2O_3$ thin film. The I-V, $g_m$, breakdown charateristics of the fabricated GaAs MOSFET showed that wet thermal oxidation of AlAs/GaAs epilayer/S I GaAs was successful in realizing depletion mode p-channel GaAs MOSFET.

  • PDF

The Study of the Etch Characteristics of the HfAlO3 Thin Film in O2/BCl3/Ar Plasma (O2/BCl3/Ar 플라즈마를 이용한 HfAlO3 박막의 식각특성 연구)

  • Ha, Tae-Kyung;Woo, Jong-Chang;Kim, Chang-Il
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.23 no.12
    • /
    • pp.924-928
    • /
    • 2010
  • In this study, $HfAlO_3$ thin films using gate insulator of MOSFET were etched in inductively coupled plasma. The etch characteristics of the $HfAlO_3$ thin films has been investigated by varying $O_2/BCl_3$/Ar gas mixing ratio, a RF power, a DC bias voltage and a process pressure. As the $O_2$ concentration increases further, $HfAlO_3$ was redeposited. As increasing RF power and DC bias voltage, etch rates of the $HfAlO_3$ thin films increased. Whereas, as decreasing of the process pressure, etch rates of the $HfAlO_3$ thin films increased. The chemical reaction on the surface of the etched the $HfAlO_3$ thin films was investigated with X-ray photoelectron spectroscopy (XPS). These peaks moved a binding energy. This chemical shift indicates that there are chemical reactions between the $HfAlO_3$ thin films and radicals and the resulting etch by-products remain on the surface.

Study on OTFT-Backplane for Electrophoretic Display Panel (전기영동 디스플레이 패널용 OTFT-하판 제작 연구)

  • Lee, Myung-Won;Ryu, Gi-Sung;Song, Chung-Kun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.7
    • /
    • pp.1-8
    • /
    • 2008
  • We fabricated flexible electrophoretic display(EPD) driven by organic thin film transistors(OTFTs) on plastic substrate. We designed the W/L of OTFT to be 15, considering EPD's transient characteristics. The OTFTs employed bottom contact structure and used Al for gate electrode, the cross-linked polyvinylphenol for gate insulator, pentacene for active layer. The plastic substrate was coated by PVP barrier layer in order to remove the islands which were formed after pre-shrinkage process and caused the electrical short between bottom scan and top data metal lines. Pentacene active layer was confined within the gate electrodes so that the off current was controlled and reduced by gate electrodes. Especially, PVA/Acryl double layers were inserted between EPD panel and OTFT-backplane in order to protect OTFT-backplane from the damages created by lamination process of EPD panel on the backplane and also accommodate pixel electrodes through via holes. From the OTFT-backplane the mobility was $0.21cm^2/V.s$, Ion/Ioff current ratio $10^5$. The OTFT-EPD panel worked successfully and demonstrated to display some patterns.

Fabrication of Pixel Array using Pentacene TFT and Organic LED (펜타센 TFT와 유기 LED로 구성된 픽셀 어레이 제작)

  • Choe Ki Beom;Ryu Gi Seong;Jung Hyun;Song Chung Kun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.12
    • /
    • pp.13-18
    • /
    • 2005
  • In this paper, we fabricated a pixel array in which each pixel was consisted of Organic Thin Film Transistor (OTFT) serially connected with Organic Light Emitting Diode (OLED) on Poly-ethylene-terephthalate (PET) substrate and the number of pixels was 64 x 64. As a gate insulator of OTFT, the thermally cross-linked PVP was used and the organic semiconductor, Pentacene, is deposited for an active layer of OTFT considering the compatibility with PET substrate. The mobility of OTFT is $1.0\;cm^2/V{\cdot}sec$ as a discrete device, but it was reduced to $0.1\~0.2\;cm^2/V{\codt}sec$ in the array. We analyzed the operation of the array and confirmed the current driving ability of OTFTs for the OLEDs.

Integration of 4.5' Active Matrix Organic Light-emitting Display with Organic Transistors

  • Lee, Sang-Yun;Koo, Bon-Won;Jeong, Eun-Jeong;Lee, Eun-Kyung;Kim, Sang-Yeol;Kim, Jung-Woo;Lee, Ho-Nyeon;Ko, Ick-Hwan;Lee, Young-Gu;Chun, Young-Tea;Park, Jun-Yong;Lee, Sung-Hoon;Song, In-Sung;Seo, O-Gweon;Hwang, Eok-Chae;Kang, Sung-Kee;Pu, Lyoung-Son;Kim, Jong-Min
    • Journal of Information Display
    • /
    • v.7 no.4
    • /
    • pp.21-23
    • /
    • 2006
  • We developed a 4.5" 192${\times}$64 active matrix organic light-emitting diode display on a glass using organic thin-film transistor (OTFT) switching-arrays with two transistors and a capacitor in each sub-pixel. The OTFTs has bottom contact structure with a unique gate insulator and pentacene for the active layer. The width and length of the switching OTFT is 800${\mu}m$ and lO${\mu}m$ respectively and the driving OTFT has 1200${\mu}m$ channel width with the same channel length. On/off ratio, mobility, on-current of switching OTFT and on-current of driving OTFT were $10^6,0.3{\sim}0.5$ $cm^2$/V·sec, order of 10 ${\mu}A$ and over 100 ${\mu}A$, respectively. AMOLEDs composed of the OTFT switching arrays and OLEDs made using vacuum deposition method were fabricated and driven to make moving images, successfully.