• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.7
• /
• pp.23-31
• /
• 2008

Experiment results are presented for gate oxide degradation under the constant voltage stress conditions using MOSFETs with 3-nm-thick gate oxides that are treated by deuterium gas. Two kinds of methods, annealing and implantation, are suggested for the effective deuterium incorporation. Annealing process was rather difficult to control the concentration of deuterium. Because the excess deuterium in gate oxide could be a precursor for the wear-out of gate oxide film, we found annealing process did not show improved characteristics in device reliability, compared to conventional process. However, deuterium implantation at the back-end process was effective method for the deuterated gate oxide. Device parameter variations as well as the gate leakage current depend on the deuterium concentration and are improved by low-energy deuterium implantation, compared to those of conventional process. Especially, we found that PMOSFET experienced the high voltage stress shows a giant isotope effect. This is likely because the reaction between "hot" hole and deuterium is involved in the generation of oxide trap.

• Proceedings of the Korean Society for Quality Management Conference
• /
• 2010.04a
• /
• pp.262-268
• /
• 2010

Organic light emitting diode is developed fast from 1963 after discovering electric light emitting phenomenon. First PMOLED(passive matrix OLED) product is manufactured and AMOLED(active matrix OLED) using TFT(thin film ransistor) is now in the center. PMOLED is mainly mounted at sub display. but AMOLED is mounted at main display. Also AMOLED expand the market to PMP(portable multimedia players), navigation and TV. Even thought OLED's market is opening to many applications, OLED is worried about lifetime until now. That's appeared in market in a very short time and is not known well about result of OLED's lifetime and reliability test. And there is no standard ssessment method and not enough study to standardization the method. A study's purpose is reduce the time for life test by accelerated current and it can do production possible design by accelerated life model in design phase. It's must be add to process variables and design variables(like ratio of light emitting, organic material structure, condition of aging, etc) to make the best use of supplied accelerated lifetime model in this paper. In terms of lifetime it needs each criterion of applications because of image sticking. In conclusion, it's possible to discover new defect because there is not much time to be opened in market and develop a method of manufacturing process & materials, so we need to study on the subject of this paper continuously.

• Bulletin of the Korean Chemical Society
• /
• v.31 no.9
• /
• pp.2547-2552
• /
• 2010

CdS nano-particulate films were prepared at the air/water interface under Langmuir monolayers of arachidic acid (AA) via interfacial reaction between $Cd^{2+}$ ions in the subphase and $H_2S$ molecules in the gaseous phase. The films were made up of fine CdS nanoparticles with hexagonal Wurtzite crystal structure after reaction. It was revealed that the formation of CdS nano-particulate films depends largely on the experimental conditions. When the films were ripened at room temperature or an increased temperature ($60^{\circ}C$) for one day, numerous holes were appeared due to the dissolution of smaller nanoparticles and the growth of bigger nanoparticles with an improved crystallinity. When the films were ripened further, CdS rodlike nanoparticles with cubic zinc blende crystal structure appeared due to the re-nucleation and growth of CdS nanoparticles at the stacking faults and defect structures of the hexagonal CdS grains. These structures were characterized by transmission electron microscopy (TEM), high-resolution TEM (HRTEM), and X-ray diffraction (XRD). These results declare that CdS semiconductor nanoparticles formed at the air/water interface change their morphologies and crystal structures during the ripening process due to dissolution and recrystallization of the particles.

• Journal of Sensor Science and Technology
• /
• v.29 no.4
• /
• pp.266-269
• /
• 2020

In this study, we investigated the effect of a sulfur passivation (S-passivation) process step on the electrical properties of surface-channel In_0.7Ga_0.3As quantum-well (QW) metal-oxide-semiconductor field-effect transistors (MOSFETs) with S/D regrowth contacts. We fabricated long-channel In_0.7Ga_0.3As QW MOSFETs with and without (NH₄)₂S treatment and then deposited 1/4 nm of Al₂O₃/HfO₂ through atomic layer deposition. The devices with S-passivation exhibited lower values of subthreshold swing (74 mV/decade) and drain-induced barrier lowering (19 mV/V) than the devices without S-passivation. A conductance method was applied, and a low value of interface trap density D_it (2.83×10¹² cm^-2eV^-1) was obtained for the devices with S-passivation. Based on these results, interface traps between InGaAs and high-κ are other defect sources that need to be considered in future studies to improve III-V microsensor sensing platforms.

• Journal of Power System Engineering
• /
• v.13 no.5
• /
• pp.95-102
• /
• 2009

A steam generator (boiler) in thermal power plants, consisting of more than 30,000 parts and components, can lead to the plant shutdown with damage to even the small part of the components; esp., like weld failures on boiler tubes. Consequently it is greatly demanded to improve the quality of the weld on the boiler tube for the stable operation of the power plants. Because of the feature of the welding, which is done past by melting the work pieces and adding a filler material that cools to become a strong coalescence, there is a great possibility that weld failures take place. As a result, it is regulated to make a non-destructive testing, like radiography test, to detect defects and flaws in the weld. The current film radiography test provides a lower image quality exceeding 2.0% of a basic quality level for a penetrameter, it is very likely to fail to detect micro defect. As a result, the prevention for the boiler tube failure has not been made effectively. In this study, computed radiography technology has been applied as a digital radiography test to the boiler tube weld, and Se-75 radiation source was used to improve the image quality, instead of Ir-192 source. As a result of this study, it is proven to save the time and cost for test and to enhance the quality level of penetrameter penetrating image, which enables to upgrade the quality of radiography test to the boiler tube weld.

• Proceedings of the Korean Vacuum Society Conference
• /
• 1999.07a
• /
• pp.71-71
• /
• 1999

현재 소자 제작에 응용되는 수소화된 비정질 실리콘은 PECVD 방법으로 제작하는 것이 보편적인 방법이다. 그러나 비정질 실리콘 박막 트랜지스터는 band gap edge 근처에서 국재준위가 많아 mobility가 작으며 상온에서 조차 불안정하여 신뢰성이 높지 않고, 도핑된 비정질 실리콘의 높은 비저항 등의 단점으로 인하여 고속 회로에 응용이 불가능하다. 반면 다결정질 실리콘 박막 트랜지스터는 a-Si:H TFT 에 비해 재현성이 우수하고 high resolution, high resolution, high contrast LCD에 응용할 수 있다. 하지만, 다결정 실리콘의 grain boundary로 인해 단결정에 비해 많은 defect 들이 존재하여 전도성을 감소시킨다. 따라서 Mobility를 증가시키기 위해서 grain size를 증가시키고 grain boundary 내에 존재하는 trap center를 감소시켜야 한다. 따라서 본 실험에서는 PECVD 장비로 초기 기판을 plasma 처리하여 다결정 실리콘 박막을 제작하여, 기판 처리에 대한 다결정 실리콘 박막의 성장의 특성을 조사하였다. 실험 방법으로는 PECVD 시스템을 이용하여 SiH4 gas와 H2 gas를 선택적으로 증착시키는 LBL 방법을 사용하여 $\mu$c-Si:H 박막을 제작하였다. 비정질 층을 gas plasma treatment 하여 다결정질 실리콘의 증착 initial stage 관찰을 주목적으로 관찰하였다. 다결정 실리콘 박막의 구조적 성질을 조사하기 위하여 Raman, AFM, SEM, XRD를 이용하여 grain 크기와 결정화도에 대해 측정하여 결정성장 mechanism을 관측하였다. LBL 방법으로 증착시킨 박막의 Raman 분석을 통해서 박막 증착 초기에 비정질이 증착된 후에 결정질로 상태가 변화됨을 관측할 수 있었고, SEM image를 통해서 증착 회수를 증가시키면서 grain size가 작아졌다 다시 커지는 현상을 볼 수 있었다. 이 비정질 층의 transition layer를 gas plasma 처리를 통해서 다결정 핵 형성에 영향을 관측하여 적정한 gas plasma를 통해서 다결정질 실리콘 박막 증착 공정을 단축시킬 수 있는 가능성을 짐작할 수 있었고, 또한 표면의 roughnes와 morphology를 AFM을 통하여 관측함으로써 다결정 박막의 핵 형성에 알맞은 증착 표면 특성을 분석 할 수 있었다.

• Proceedings of the Korean Society of Machine Tool Engineers Conference
• /
• 2004.10a
• /
• pp.233-244
• /
• 2004

ZnO epilayer were synthesized by the pulesd laser deposition(PLD) process on $Al_2O_3$ substrate after irradiating the surface of the ZnO sintered pellet by the ArF(193nm) excimer laser. The epilayers of ZnO were achieved on sapphire ($Al_2O_3$)substrate at a temperature of $400^{\circ}C$. The crystalline structure of epilayer was investigated by the photoluminescence and double crystal X-ray diffraction (DCXD). The carrier density and mobility of ZnO epilayer measured with Hall effect by van der Pauw method are $8.27{\times}10^{16}\;cm^{-3}$ and $299\;{\textrm}cm^2/V.s$ at 293K. respectively. The temperature dependence of the energy band gap of the ZnO obtained from the absorption spectra was well described by the Varshni's relation, $E_g(T)\;=\;3.3973\;eV\;-\;(2.69{\times}10^{-4}\;eV/K)T^2/(T+463K)$. After the as-grown ZnO epilayer was annealed in Zn atmospheres, oxygen and vaccum the origin of point defects of ZnO atmospheres has been investigated by the photoluminescence(PL) at 10K. The native defects of $V_{zn},\;Vo,\;Zn_{int},\;and\;O_{int}$ obtained by PL measurements were classified as a donors or acceptors type. In addition, we concluded that the heat-treatment in the oxygen atmosphere converted ZnO thin films to an optical p-type. Also, we confirmed that vacuum in $ZnO/Al_2O_3$ did not form the native defects because vacuum in ZnO thin films existed in the form of stable bonds.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2010.05a
• /
• pp.54.2-54.2
• /
• 2010

최근까지는 주로 비정질 실리콘이 디스플레이의 채널층으로 상용화 되어왔다. 비정질 실리콘 기반의 박막 트랜지스터는 제작의 경제성 및 균일성을 가지고 있어서 널리 상용화되고 있다. 하지만 비정질 실리콘의 구조적인 문제인 낮은 전자 이동도(< $1\;cm^2/Vs$)로 인하여 디스플레이의 대면적화에 부적합하며, 광학적으로 불투명한 특성을 갖기 때문에 차세대 디스플레이의 응용에 불리한 점이 있다. 이런 문제점의 대안으로 현재 국내외 여러 연구 그룹에서 산화물 기반의 반도체를 박막 트랜지스터의 채널층으로 사용하려는 연구가 진행중이다. 산화물 기반의 반도체는 밴드갭이 넓어서 광학적으로 투명하고, 상온에서 증착이 가능하며, 비정질 실리콘에 비해 월등히 우수한 이동도를 가짐으로 디스플레이의 대면적화에 유리하다. 특히 Zinc Oxide의 경우, band gap이 3.4eV로써, transparent conductors, varistors, surface acoustic waves, gas sensors, piezoelectric transducers 그리고 UV detectors 등의 많은 응용에 쓰이고 있다. 또한, a-Si TFTs에 비해 ZnO-based TFTs의 경우 우수한 소자 성능과 신뢰성을 나타내며, 대면적 제조시 우수한 균일성 및 낮은 생산비용이 장점이다. 그러나 ZnO-baesd TFTs의 경우 일정한 bias 아래에서 threshold voltage가 이동하는 문제점이 displays의 소자로 적용하는데 매우 중요하고 문제점으로 여겨진다. 특히 gate insulator와 channel layer사이의 interface에서의 defect에 의한 charge trapping이 이러한 문제점들을 야기한다고 보고되어진다. 본 연구에서는 Zinc Oxide 기반의 박막 트랜지스터를 DC magnetron sputtering을 이용하여 상온에서 제작을 하였다. 또한, $Si_3N_4$ 기판 위에 electron cyclotron resonance (ECR) $O_2$ plasma 처리와 plasma-enhanced chemical vapor deposition (PECVD)를 통하여 $SiO_2$ 를 10nm 증착을 하여 interface의 개선을 시도하였다. 그리고 TFTs 소자의 출력 특성 및 전이 특성을 평가를 하였고, 소자의 field effect mobility의 값이 향상을 하였다. 또한 Temperature, Bias Temperature stability의 조건에서 안정성을 평가를 하였다. 이러한 interface treatment는 안정성의 향상을 시킴으로써 대면적 디스플레의 적용에 비정질 실리콘을 대체할 유력한 물질이라고 생각된다.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.17 no.5
• /
• pp.467-475
• /
• 2004

ZnO epilayer were synthesized by the pulsed laser deposition(PLD) process on $Al_2$ $O_3$substrate after irradiating the surface of the ZnO sintered pellet by the ArF(193 nm) excimer laser. The epilayers of ZnO were achieved on sapphire(A $l_2$ $O_3$) substrate at a temperature of 400 $^{\circ}C$. The crystalline structure of epilayer was investigated by the photoluminescence and double crystal X-ray diffraction(DCXD). The carrier density and mobility of ZnO epilayer measured with Hall effect by van der Pauw method are 8.27${\times}$$10^{16}$$cm^{-3}$ and 299 $\textrm{cm}^2$/Vㆍs at 293 K, respectively. The temperature dependence of the energy band gap of the ZnO obtained from the absorption spectra was well described by the Varshni's relation, $E_{g}$(T)= 3.3973 eV - (2.69 ${\times}$ 10$_{-4}$ eV/K) $T^2$(T＋463k). After the as-grown ZnO epilayer was annealed in Zn atmospheres, oxygen and vaccum the origin of point defects of ZnO atmospheres has been investigated by the photoluminescence(PL) at 10 K. The native defects of $V_{Zn}$ , $V_{o}$ , Z $n_{int}$, and $O_{int}$ obtained by PL measurements were classified as a donors or accepters type. In addition, we concluded that the heat-treatment in the oxygen atmosphere converted ZnO thin films to an optical p-type. Also, we confirmed that vacuum in ZnO/A $l_2$ $O_3$did not form the native defects because vacuum in ZnO thin films existed in the form of stable bonds.s.s.s.

• Journal of Chest Surgery
• /
• v.30 no.1
• /
• pp.108-111
• /
• 1997

Congenital unilateral agenesis of pulmonary artery is a rare anomaly and it usually occurs in association with other cardiac anomaly such as tetralogy of Fallot. Since most patients affected by this defect without associated congenital cardiac anomaly or pulmonary Infection are asymptomatic, the clinical diagnosis of this anomal is first recognized by a characteristic pattern in chest roentgenogram taken as a routine checking; the findings on chest film consists of cardiac and mediastinal displacement, absence of the pulmonary arterial shadow, smaller hemithorax, and elevationof the hemidiaphragm, all on the affected side. We experienced rlght pulmonary artery agenesis in a 48 year-old male, who complained of massive hemoptysis, and it was diagnosed by digital subtraction pulmonary arteriogram and perfusin scan, and treated by right middle and lower lobe bi-lobectomy, and we report this case with the review of relevant literatures.