• Title/Summary/Keyword: Electronics Units

Search Result 479, Processing Time 0.029 seconds

The Korean Text-to-speech Using Syllable Units (음절 단위를 이용한 한국어 음성 합성)

  • 김병수;윤기선;박성한
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.27 no.1
    • /
    • pp.143-150
    • /
    • 1990
  • In this paper, a rule-based method for improving the intelligibility of synthetic speech is proposed. A 12-pole linear prediction coding method is used to model syllable speech signals. A syllable concatenation rule for pause and frame rejection between syllables is developed to improve the naturalness of the synthetic speech. In addition, phonoligical structure transform rule and prosody rule are applied to the synthetic speech by LPC. The illustrative results demonstrate that the synthetic speech obtained by applying these rules has better naturalness than the synthetic speech by LPC.

  • PDF

Synthesis and Implementation of a Multi-Port DC/DC Converter for Hybrid Electric Vehicles

  • Santhosh, T. K.;Natarajan, K.;Govindaraju, C.
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1178-1189
    • /
    • 2015
  • A non-isolated Multiple Input Converter (MIC) with an input port, two storage ports and a load port is proposed. The synthesis of the proposed four port converter with its switch realization is presented. A steady state analysis of each operating mode with a small-signal model is derived, and a stability analysis is done. A mode selection controller is proposed to automatically choose a specific operating mode based on the voltage levels of the different source and storage units. In addition, a voltage control loop is used to regulate the output voltage. A 200W prototype is built with a TMS320F28027 DSP controller to test the feasibility of the operating modes. Simulation and experimental results show the ability of the proposed converter to handle multiple inputs either individually or simultaneously.

Development of new heat dissipated material in metal core PCB for LED backlight source

  • Ban, K.Y.;Lee, D.Y.;Lee, M.J.;Han, C.J.;Han, J.I.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.1432-1435
    • /
    • 2006
  • We report on carbon nano-fibers (CNFs) for applying to epoxy as a highly thermal conductive adhesive. In order to fabricate CNFs, electro-spinning process was performed with polyacrylonitrile (PAN) solutions. The sample was stabilized at the annealing temperature of $360^{\circ}C$, and carbonized from 900 to $1100^{\circ}C$. It is shown that the synthesized CNFs have a good thermal conductivity of several hundred W/m K. LED backlight units (BLUs) fabricated with MPCB using CNF-mixed epoxy give a better heat dissipation and higher performance than normal LED BLUs. On the basis of SEM, XRD, and FTIR, the characteristics of CNFs are described.

  • PDF

Implementation of Motion Controller Using Network

  • Kim, Min-Kyu;Kim, Hyun-Suk;Yoo, Ho-Sun;Oh, Hak-Seo;Sung, Hak-Kyung
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2001.10a
    • /
    • pp.68.4-68
    • /
    • 2001
  • In the area of factory automation (FA), a lot of researches are being executed about intelligent system using network. Conventional industry controllers are implemented the connection with other controllers by using asynchronous serial communications. These methods of communication have an advantage of easy implementation but have disadvantages of lack of real-time characteristics needed in motion control, slow baud rate too low to exchange required data sufficiently and low integrity because of different communication protocol. Serial real-time communication system (SERCOS) provides international standard communication specifications (IEC 61491) for interfacing between control units and drives from different manufacturers, has real-time ...

  • PDF

Comparison of two methodologies on spectrum sharing information for unlicensed use in the 6-GHz band

  • Um, Jungsun;Kim, Bongsu;Kim, Igor;Park, Seungkeun
    • ETRI Journal
    • /
    • v.44 no.4
    • /
    • pp.531-542
    • /
    • 2022
  • With the increasing demand for unlicensed spectrum, several regulators have been opening up the 6-GHz band for unlicensed use while ensuring compliance with the technical requirement to avoid harmful interference in the existing primary services (PSs). In this paper, we present two methodologies, a channel-based method and a frequency-based method, which are applicable to a frequency coordination system that calculates the permissible transmit power in the channels or frequencies available to a secondary service (SS). In addition, we have demonstrated that the available transmit power of an SS can be maximized by adjusting the power allocation of the assigned resource units under the condition that the channel of the SS is partially overlapped with that of the PS. Based on the analysis results, it is suggested that it would be better to utilize the two methods selectively according to the operating channel conditions of the PS and the SS.

Design of Floating-point Processing Unit for Multi-chip Superscalar Microprocessor (다중 칩 수퍼스칼라 마이크로프로세서용 부동소수점 연산기의 설계)

  • 이영상;강준우
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.1153-1156
    • /
    • 1998
  • We describe a design of a simple but efficient floatingpoint processing architecture expoiting concurrent execution of scalar instructions for high performance in general-purpose microprocessors. This architecture employs 3 stage pipeline asyncronously working with integer processing unit to regulate instruction flows between two arithmetic units.

  • PDF

A New Resource Allocation Algorithm of Functional Units to Minimize Power Dissipation (전력소비 최소화를 위한 새로운 펑션유닛의 자원 할당 알고리듬)

  • Lin, Chi-Ho
    • Journal of IKEEE
    • /
    • v.8 no.2 s.15
    • /
    • pp.181-185
    • /
    • 2004
  • This paper reduces power dissipation with the minimum switching activity of functional units that have many operators. Therefore, it has more effects of power dissipation that operator dissipation to reduce power dissipation of whole circuit preferentially. This paper proposes an algorithm that minimize power dissipation in functional units operations that affect much as power dissipation in VLSI circuit. The algorithm has scheduled operands using power library that has information of all operands. The power library upgrades information of input data in each control step about all inputs of functional units and the information is used at scheduling process. Therefore, the power dissipation is minimized by functional units inputs in optimized data. This paper has applied algorithm that proposed for minimizing power dissipation to functional unit in high level synthesis. The result of experiment has effect of maximum 9.4 % for minimizing power dissipation.

  • PDF

Program Development for Detecting Charged Refrigerant Amount in System Air-Conditioner using Fuzzy Algorithm (퍼지 알고리즘을 이용한 시스템 에어컨의 냉매충전량 감지 프로그램 개발)

  • Tae S. J.;Choi C. S.;Kim H. M.;Cho K.;Moon J. M.;Kim J. Y.;Kwon H. J.
    • Korean Journal of Air-Conditioning and Refrigeration Engineering
    • /
    • v.18 no.2
    • /
    • pp.172-179
    • /
    • 2006
  • This study developed a program for detecting charged refrigerant amount in system air-conditioner. System air-conditioner is an air-conditioning system with multiple indoor units. Due to the complexity of the system, it is more difficult to detect the refrigerant amount charged in the system air-conditioner than in a general single air-conditioner. Experiments were performed for a 6 HP outdoor unit with 3 indoor units in a psychrometric calorimeter. The experimental amount of the charged refrigerant was ranged from $60\%\;to\;140\%\;with\;10\%$ increasement. Fuzzy algorithm was employed for detecting the charged refrigerant amount in the system air-conditioner. The experimental data were used for curve-fitting for the general ranges of indoor and outdoor temperature conditions. Membership function was determined for the whole ranges of experimentally measured data and rule-bases were defined for each charged refrigerant amount. Developed program successfully predicted the measured data within $10\%$ resolution range.

SIMD MAC Unit Design for Multimedia Data Processing (멀티미디어 데이터 처리에 적합한 SIMD MAC 연산기의 설계)

  • Hong, In-Pyo;Jeong, Woo-Kyong;Jeong Jae-Won;Lee Yong-Surk
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.38 no.12
    • /
    • pp.44-55
    • /
    • 2001
  • MAC(Multiply and ACcumulate) is the core operation of multimedia data processing. Because MAC units implemented on traditional DSP units or embedded processors have latency of three cycles and cannot operate on multiple data simultaneously, then, performances are seriously limited. Many high end general purpose microprocessors have SIMD MAC unit as a functional unit. But these high end MAC units must support pipeline structure for various operation modes and high clock frequency, which makes control logic complex and increases chip area. In this paper, a 64bit SIMD MAC unit for embedded processors is designed. It is implemented to have a latency of one clock cycle to remove pipeline control logics and a minimal area overhead for SIMD support is added to existing Booth multipliers.

  • PDF

The New Architecture of Low Power Inner Product Processor for Reconfigurable Neural Networks (재구성 가능한 뉴럴 네트워크 구현을 위한 새로운 저전력 내적연산 프로세서 구조)

  • 임국찬;이현수
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.5
    • /
    • pp.61-70
    • /
    • 2004
  • The operation mode of neural network is divided into learning and recognition process. Learning is updating process of weight until neural network archives target result from input pattern. Recognition is arithmetic process of input pattern and weight. Traditional inner product process is focused to improve processing speed and hardware complexity. There is no hardware architecture to distinguish between loaming and recognition mode of neural network. In this paper we propose the new architecture of low power inner product processor for reconfigurable neural network. The proposed architecture is similar with bit-serial inner product processor on learning mode. It have several advantages which are fast processing base on bit-level, suitability of hardware implementation and pipeline architecture to compute data. And proposed architecture minimizes active units and reduces consumption power on recognition mode. Result of simulation shows that active units is depend on bit representation of weight, but we can reduce active units about 50 precent.