• 대한수학회보
• /
• 제60권3호
• /
• pp.829-844
• /
• 2023

In this paper, we present a new construction for self-dual codes that uses the concept of double bordered construction, group rings, and reverse circulant matrices. Using groups of orders 2, 3, 4, and 5, and by applying the construction over the binary field and the ring F₂ + uF₂, we obtain extremal binary self-dual codes of various lengths: 12, 16, 20, 24, 32, 40, and 48. In particular, we show the significance of this new construction by constructing the unique Extended Binary Golay Code [24, 12, 8] and the unique Extended Quadratic Residue [48, 24, 12] Type II linear block code. Moreover, we strengthen the existing relationship between units and non-units with the self-dual codes presented in [10] by limiting the conditions given in the corollary. Additionally, we establish a relationship between idempotent and self-dual codes, which is done for the first time in the literature.

• Nuclear Engineering and Technology
• /
• 제41권8호
• /
• pp.1005-1014
• /
• 2009

The Dual Unit Optimizer 2000 MWe (DUO2000) is put forward as a new design concept for large power nuclear plants to cope with economic and safety challenges facing the $21^{st}$ century green and sustainable energy industry. DUO2000 is home to two nuclear steam supply systems (NSSSs) of the Optimized Power Reactor 1000 MWe (OPR1000)-like pressurized water reactor (PWR) in single containment so as to double the capacity of the plant. The idea behind DUO may as well be extended to combining any number of NSSSs of PWRs or pressurized heavy water reactors (PHWRs), or even boiling water reactors (BWRs). Once proven in water reactors, the technology may even be expanded to gas cooled, liquid metal cooled, and molten salt cooled reactors. With its in-vessel retention external reactor vessel cooling (IVR-ERVC) as severe accident management strategy, DUO can not only put the single most querulous PWR safety issue to an end, but also pave the way to very promising large power capacity while dispensing with the huge redesigning cost for Generation III+ nuclear systems. Five prototypes are presented for the DUO2000, and their respective advantages and drawbacks are considered. The strengths include, but are not necessarily limited to, reducing the cost of construction by decreasing the number of containment buildings from two to one, minimizing the cost of NSSS and control systems by sharing between the dual units, and lessening the maintenance cost by uniting the NSSS, just to name the few. The latent threats are discussed as well.

• 유공압시스템학회논문집
• /
• 제8권3호
• /
• pp.14-20
• /
• 2011

This study aims at aligning multiple wafers to reduce wafer handling time in wafer processes. We designed a multilevel structure for a prealigner which can handle multiple wafer simultaneously in a system. The system consists of gripping parts, kinematic parts, vacuum chucks, pneumatic units, hall sensors and a DSP controller. Aligning procedure has two steps: mechanical gripping and notch finding. In the first step, a wafer is aligned in XY directions using 4-point mechanical contact. The rotational error can be found by detecting a signal in a notch using hall sensors. A dual prealigner was designed for 300mm wafers and constructed for a performance test. The accuracy was monitored by checking the movement of a notch in a machine vision. The result shows that the dual prealigner has enough performance as commercial products.

• Journal of Power Electronics
• /
• 제12권6호
• /
• pp.886-894
• /
• 2012

This paper presents a secondary-side, dual-mode feedback LLC resonant controller IC with dynamic PWM dimming for LED backlight units. In order to reduce the cost, master and slave outputs can be generated simultaneously with a single LLC resonant core based on dual-mode feedback topologies. Pulse Frequency Modulation (PFM) and Pulse Width Modulation (PWM) schemes are used for the master stage and slave stage, respectively. In order to guarantee the correct dual feedback operation, Phased-Locked Loop (PLL)-based automatic duty control circuit is proposed in this paper. The chip is fabricated using $0.35{\mu}m$ Bipolar-CMOS-DMOS (BCD) technology, and the die size is $2.5mm{\times}2.5mm$. The frequency of the gate driver (GDA/GDB) in the clock generator ranges from 50 to 425 kHz. The current consumption of the LLC resonant controller IC is 40 mA for a 100 kHz operation frequency using a 15 V supply. The duty ratio of the slave stage can be controlled from 40% to 60% independent of the frequency of the master stage.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• 제16권1호
• /
• pp.97-115
• /
• 2022

Smart power grid is a user friendly system that transforms the traditional electric grid to the one that operates in a co-operative and reliable manner. Demand Response (DR) is one of the important components of the smart grid. The DR programs enable the end user participation by which they can communicate with the electricity service provider and shape their daily energy consumption patterns and reduce their consumption costs. The increasing demands of electricity owing to growing population stresses the need for optimal usage of electricity and also to look out alternative and cheap renewable sources of electricity. The solar and wind energy are the promising sources of alternative energy at present because of renewable nature and low cost implementation. The proposed work models a smart home with renewable energy units. The random nature of the renewable sources like wind and solar energy brings an uncertainty to the model developed. A stochastic dual descent optimization method is used to bring optimality to the developed model. The proposed work is validated using the simulation results. From the results it is concluded that proposed work brings a balanced usage of the grid power and the renewable energy units. The work also optimizes the daily consumption pattern thereby reducing the consumption cost for the end users of electricity.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제51권11호
• /
• pp.635-644
• /
• 2002

Many generating units can be in parallel connection to one battery and inverter. However, one of the biggest problems we encountered is that wind speed is fluctuated sharply in accordance with the unstable weather conditions. To solve this problem, we need energy storage equipment such as storage lead-acid battery. We design a system and analyze its modeling so that it supplies a stable power to the load through DC-AC inverter part. In this paper, we applied dual step-up/down buck-boost converter and dual high-frequency half-bridge converter to the proposed system. These converters are used to store energy in the battery regardless of the change of the wind speed. The operation process of two proposed types of converters for high-power battery charging is discussed along with simulation and experimental result. We design a charging circuit which is applicable in the actual wind power generation system for 30kw and confirm the circuit's validity.

• 전자공학회논문지CI
• /
• 제43권4호
• /
• pp.23-30
• /
• 2006

본 논문은 $LiNbO_3$ 광스위칭 소자를 이용한 광컴퓨터 시스템인 SPOC(Stored Program Optical Computer)의 제어 동작의 문제점을 개선한 회로를 설계하고 검증한다. SPOC의 메모리는 DLM(Delay Line Memory) 구조이고, 오퍼런드가 필요 없는 명령어도 메모리 접근 과정을 수행하기 때문에 메모리 접근에 많은 시간이 소요되는 문제점이 있다. 또한 원하는 연산만을 선택하여 수행할 수 없기 때문에 산술논리장치에서 불필요한 연산이 많이 수행된다. 따라서 본 논문에서는 오퍼런드를 찾기 전에 미리 명령어를 해독함으로써 오퍼런드가 필요 없는 명령어의 메모리 접근을 제거하도록 회로를 개선한다. 또한 산술논리장치내의 모든 연산회로에 오퍼런드를 보내지 않고 특정 연산회로에만 오퍼런드를 보냄으로써 불필요한 연산을 줄인다. 그리고 DIR(Dual Instruction Register) 구조를 제시하여 전체 프로그램의 실행시간을 최소화한다.

• 정보처리학회논문지:컴퓨터 및 통신 시스템
• /
• 제3권7호
• /
• pp.231-240
• /
• 2014

스트리밍 서비스에 사용되는 트랜스코딩 서버는 동시에 다수의 트랜스코딩 요청을 처리한다. 하지만 트랜스코딩 연산의 부하가 높기 때문에 단일 서버가 수용할 수 있는 요청 개수는 제한적일 수밖에 없다. 본 논문에서는 단일 서버의 트랜스코딩 성능을 높이고자 CPU 기반 트랜스코더와 GPU 기반 트랜스코더를 동시에 사용하는 듀얼 트랜스코딩 방법을 제안한다. 듀얼 트랜스코딩 방법은 트랜스코딩 요청을 처리하기 전에 워크로드를 예측하여 해당 요청에 대한 QoS유지가 가능한지 판단한다. QoS유지가 가능하다고 판단되면 CPU 또는 GPU 트랜스코더 중 보다 적합한 타입의 장치에 작업을 할당함으로써 연산 자원의 효율성을 높인다. 성능 평가 결과 듀얼 트랜스코딩 기법은 기존 방식 대비 최대 1.84배의 성능 향상을 이루었다. 결과적으로 단일 서버가 보다 많은 사용자의 요청을 QoS 유지 하에 제공할 수 있게 되었다.

• 대한산업공학회지
• /
• 제29권3호
• /
• pp.206-212
• /
• 2003

In this paper, we propose a mathematical optimization model with a suitable algorithm to determine delivery and backlogging quantities by minimizing the total cost including the penalty costs for delay. The system has fixed transshipment costs and demands are fulfilled by some delivery units that represent the volume of delivery amount to be shipped in a single time period. Since, backlogging is allowed, demands could be delivered later at the expense of some penalty costs. The model provides the optimal decisions on when and how much to he delivered while minimizing the total costs. To solve the problem, we propose an algorithm that uses the Lagrangian dual in conjunction with some primal heuristic techniques that exploit the special structure of the problem. Finally, we present some computational test results along with comments on the further study.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2009년도 정보 및 제어 심포지움 논문집
• /
• pp.246-248
• /
• 2009

In this paper, we will describe architecture and key characteristic for the DHS which is used in COMS. DHS is implemented in the fully redundant SCU, the dual redundant MIL-STD-1553B system bus, the payload interface units(MPIU and MI2U), the redundant ADE. the SCU interface with the other main digital units of the spacecraft through the MIL-STD-1553B.