• 한국초전도저온공학회:학술대회논문집
• /
• 한국초전도저온공학회 2003년도 학술대회 논문집
• /
• pp.140-142
• /
• 2003

We have designed a SFQ (Single Flux Quantum) D2 Cell and Inverter(NOT) for a superconducting ALU (Arithmetic Logic Unit). To optimize the circuit, we have used Julia, XIC and Lmeter for simulations and layouts. We obtained the circuit margin of larger than $\pm$25%. After layout, we drew chip for fabrication of SFQ D2 Cell and Inverter. We connected D2 Cell and Inverter to jtl, DC/SFQ, SFQ/DC and RS flip-flop for measurement.

• 대한전기학회논문지
• /
• 제45권2호
• /
• pp.199-215
• /
• 1996

A new Class-D series-loaded resonant inverter topology which can minimize the influences of the stray inductances is presented. In the conventional Class-D inverters, the stray inductances not only result in the overvoltage which gives the switches voltage stresses, but also in the high frequency resonant currents during turn-off transients. The new Class-D inverter is superior to the conventional Class-D inverters with respect to minimization of the problems caused by the stray inductances and is more suitable for high power and high frequency inverter systems such as induction heating. The validity of the new Class-D inverter is verified by simulation and experimental results.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1995년도 하계학술대회 논문집 A
• /
• pp.308-310
• /
• 1995

Most of the elevator door controllers have been controlled by DC Motors as an actuator. Recently, The control system using AC induction motor and general purpose inverter has been applied to control of elevator door. But there are some difficulties in making use of this system, such as adjustment of door speed pattern, door open-close time, and security of passenger safety. In order to solve these problems, a special inverter has, been developed with an encoder feedback. From the result of field-test, we proved that a special inverter with encoder feedback device has come to considerable effect. Until now about 1,200 sets of these inverters are operated in Korea and about 100 sets are operated in South-east Asia.

• Journal of electromagnetic engineering and science
• /
• 제11권2호
• /
• pp.83-90
• /
• 2011

In this paper, we present the design method for a low-pass type inverter, which can effectively suppress the spurious response associated with band-pass filters. The inverter has a length of ${\lambda}/4$ and employs not only a stepped-impedance configuration but also asymmetrical and bending structures in order to improve frequency selectivity and compactness. The inverter is applied as an impedance/admittance inverter to the ultra-wideband (UWB) band-pass filter. The UWB band-pass filter configuration is based on a stub band-pass filter consisting of quarter-wavelength impedance inverters and shunt short-circuited stubs ${\lambda}/4$ in length. The asymmetrical stepped-impedance low-pass type inverter improves not only the spurious responses, but also the return loss characteristics associated with a UWB band-pass filter, while a compact size is maintained. The UWB band-pass filter using the proposed inverters is fabricated and tested. The measured results show excellent attenuation characteristics at out-band frequencies, which exceed 18 dB up to 39 GHz. The insertion loss within the pass-band (from 3.1 to 10.6 GHz) is below 1.7 dB, the return loss is below 10 dB, and the group delay is below 1 ns.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2001년도 전력전자학술대회 논문집
• /
• pp.475-478
• /
• 2001

In performing the three-level SVPWM, it is nearly impossible to control the neutral-point potential exactly to the half of the dc-link voltage at all times. Therefore the inverter would produce an erroneous output voltage by this voltage unbalance. So the voltage unbalance has to be compensated in doing PWM, when the voltage unbalance occurs whether it is small or large, to make the inverter output voltage follow the reference voltage exactly the same. In this paper, a new compensating method for the neutral-point potential variation in a three-level inverter space vector PWM (SVPWM) is presented. By using the proposed method, the output voltage of the inverter can be made same as the reference voltage and thus the current and torque ripple of the inverter driven motor can be greatly improved even if the voltage unbalance is quite large. The proposed method is verified experimentally with a 3-level IGBT inverter.

• Journal of Power Electronics
• /
• 제19권6호
• /
• pp.1582-1590
• /
• 2019

A new method for reducing the common-mode current generated by the voltage variations in a two-inverter air conditioner system by applying a synchronized pulse-width modulation (PWM) strategy is proposed. The PWM signals of the master-mode inverter are generated based on the reference voltage, while those of the slave-mode inverter are output in the opposite direction when the master-mode inverter changes its switching state. However, the slave-mode control results in a mismatch between the reference voltage and the actual output voltage that is modified by synchronized control operation. The proposed method is capable of reducing and controlling this voltage error by performing signal selection in the vector space of the slave-mode inverter, which mitigates the distortion of the phase current. The efficacy of this method in reducing conducted emissions has been validated both theoretically and experimentally.

• Journal of Power Electronics
• /
• 제12권5호
• /
• pp.699-707
• /
• 2012

This paper proposes a single-stage half-bridge electronic ballast with a high power factor using only a single coupled inductor. Compared to conventional high power factor electronic ballasts, the proposed ballast is a simpler circuit with a low cost and a high reliability. The proposed ballast is made up of a power-factor-correction (PFC) circuit and a self-oscillating class-D inverter. The PFC and inverter stages of the proposed ballast are simplified by sharing only a single coupled inductor and two common switches. The proposed PFC circuit can achieve a high power factor and low voltage stresses of the switches. A saturable transformer in the self-oscillating class-D inverter determines the switching frequency of the ballast. Experimental results obtained on a 30W fluorescent lamp are discussed.

• 한국정보전자통신기술학회논문지
• /
• 제15권5호
• /
• pp.335-342
• /
• 2022

본 논문에서는 오디오 애플리케이션을 위한 단일 비트 3차 피드포워드 델타 시그마 변조기를 제안한다. 제안된 변조기는 저전압 및 저전력 애플리케이션을 위한 클래스-C 인버터를 기반으로 한다. 고정밀 요구 사항을 위해 레귤레이티드 캐스코드 구조의 클래스-C 인버터는 DC 이득을 증가시키고 저전압 서브쓰레스홀드 증폭기 역할을 한다. 제안된 클래스-C 인버터 기반 변조기는 180nm CMOS 공정으로 설계 및 시뮬레이션되었다. 성능 손실이 없으면서 낮은 공급 전압 호환성을 가지도록 제안된 클래스-C 인버터 기반 스위치드 커패시터 변조기는 높은 전력 효율을 달성하였다. 본 설계는 20kHz의 신호 대역폭 및 4MHz의 샘플링 주파수에서 동작시켜 93.9dB의 SNDR, 108dB의 SNR, 102dB의 SFDR 및 102dB의 DR를 달성하면서 0.8V 전원 전압에서 280μW의 전력 소비만 사용한다.

• Progress in Superconductivity
• /
• 제5권1호
• /
• pp.17-20
• /
• 2003

We have designed and measured a SFQ(Single Flux Quantum) DFFC and an Inverter(NOT) for superconducting ALU(Arithmetic Logic Unit) development. To optimize the circuit, we used Julia, XIC, and L meter for circuit simulations and circuit layouts. The Inverter was consisted of a D Flip-Flop, a data input, a clock input and a data output. If a data pulse arrives at the inverter, then the output reads ‘0’ (no output pulse is produced) at the next clock period. If there is no input data pulse, it reads out ‘1’(output pulse is produced). The DFFC was consisted of a D flip-Flop, an Inverter, a Data in, a Clock in and two outputs. If a data pulse arrives at the DFFC circuit, then the output2 reads ‘1’ at the next clock period, otherwise it reads out ‘1’ to output1. Operation of the fabricated chip was performed at the liquid helium temperature and at the frequencies of 1KHz.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2006년도 전력전자학술대회 논문집
• /
• pp.128-130
• /
• 2006

We introduce 2[MVA] 3300[V] 7-level voltage source inverter system developed by POSCON and describe the main characteristics of inverter system i.e. PWM converter, H-bridge power module, phase shifted carrier PWM The PWM converter is a three-phase boost converter, which operates in a 4-quadrant and in a nearly unit displacement power factor. Experimental waveforms are also presented to verify the proposed method and performance of the developed system.