• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2001년도 춘계학술대회 논문집 반도체재료
• /
• pp.34-37
• /
• 2001

As the integrated circuit device shrinks to smaller dimensions, chemical mechanical polishing (CMP) process was required for the global planarization of inter-metal dielectric (IMD) layer with free-defect. However, as the inter-metal dielectrics (IMD) layer gets thinner, micro-scratches are becoming as major defects. Micro-scratches are generated by agglomerated slurry, solidified and attached slurry in pipe line of slurry supply system. To prevent agglomerated slurry particle from inflow, we installed 0.5${\mu}m$ POU (point of use) filter, which is depth-type filter and has 80% filtering efficiency for the $1.0{\mu}m$ size particle. In this paper, we studied the relationship between defect generation and pad count to understand the exact efficiency of the slurry filtration, and to find out the appropriate pad usage. Our preliminary results showed that it is impossible to prevent defect-causing particles perfectly through the depth-type filter. Thus, we suggest that it is necessary to optimize the flow rate of slurry to overcome depth type filters weak-point, and to install the high spray of de-ionized Water (DIW) with high pressure.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2006년도 추계학술대회 논문집 Vol.19
• /
• pp.359-361
• /
• 2006

As circuits become increasingly complex and devices sizes shrinks, the demands placed on global planarization of higher level. Chemical Mechanical Polishing (CMP) is an indispensable manufacturing process used to achieve global planarity. In the CMP process, Diamond Disk (DD) plays an important role in the maintenance of removal rate. According to studies, the cause of removal rate decrease in the early or end stage of diamond disk lifetime comes from pad surface change. We also presented pad cutting rate (PCR) as a useful cutting ability index of DD and studied PCR trend about variable parameters that including size, hardness, shape of DD and RPM, pressure of conditioner It has been shown that PCR control ability of pressure and shape is superior to RPM and size. High pressure leads to a decrease of cell open ratio of pad surface because polyurethane of pad is destroyed by pressure. So low pressure high RPM condition is a proper removal rate sustain. By examining correlations between RPM and pressure of conditioner, it has been shown that PCR safe zoneto satisfy proper removal rate has the range 0.06mm/hr to 0.12mm/hr.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2004년도 추계학술대회 논문집 Vol.17
• /
• pp.707-710
• /
• 2004

Chemical mechanical polishing (CMP) process has been widely used to planarize dielectric layers, which can be applied to the integrated circuits for sub-micron technology. Despite the increased use of CMP process, it is difficult to accomplish the global planarization of in the defect-free inter-level dielectrics (ILD). In this paper, we have investigated slurry properties and CMP performance of silicon dioxide (oxide) as a function of different temperature of slurry. Thermal effects on the silica slurry properties such as pH, particle size, conductivity and zeta potential were studied. Moreover, the relationship between the removal rate (RR) with WIWNU and slurry properties caused by changes of temperature were investigated. Therefore, the understanding of these temperature effects provides a foundation to optimize an oxide CMP Process for ULSI multi-level interconnection technology.

• 한국전기전자재료학회논문지
• /
• 제14권7호
• /
• pp.557-561
• /
• 2001

Chemical mechanical polishing (CMP) process has been widely used to planarize dielectric layers, which can be applied to the integraded circuits for sub-micron technology. Despite the increased use of CMP process, it is difficult to accomplish the global planarization of in the defect-free inter-level dielectrics (ILD). Especially, defects such as micro-scratch lead to severe circuit failure which affect yield. CMP slurries can contain particles exceeding 1㎛ in size, which could cause micro-scratch on the wafer surface. The large particles in these slurries may be caused by particles agglomeration in slurry supply line. To reduce these defects, slurry filtration method has been recommended in oxide CMP. In this work, we have studied the effects of filtration and the defect trend as a function of polished wafer count using various filters in inter-metal dielectrics(IMD)-CMP process. The filter installation in CMP polisher could reduce defects after IMD-CMP process. As a result of micro-scratch formation, it is shown that slurry filter plays an important role in determining consumable pad lifetime. The filter lifetime is dominated by the defects. We have concluded that slurry filter lifetime is fixed by the degree of generating defects.

• 한국세라믹학회지
• /
• 제40권2호
• /
• pp.167-171
• /
• 2003

기계적 방법으로 합성된 CeO$_2$분말을 연마입자로 하여 STI용 CMP 슬러리를 제조하였다. 연마입자는 정전기적 방법과 입체적 방법으로 수계에서 안정화시킬 수 있었으며, 장기 안정성을 위해서는 입체적 방법에 의한 안정화가 유효하였다. 50$0^{\circ}C$와 $700^{\circ}C$에서 합성된 CeO$_2$를 이용하여 CMP 슬러리를 제조하고, SiO$_2$와 Si$_3$N$_4$가 블랭킷 형태로 증착된 웨이퍼를 연마한 결과 연마능률과 선택비는 연마입자의 합성조건과 분산 안정성, 슬러리의 pH 등에 의해 영향을 받았다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2004년도 하계학술대회 논문집 Vol.5 No.2
• /
• pp.1308-1311
• /
• 2004

It is very important that get polishing characteristic that to be stable that accomplish planarization of high efficiency in chemical mechanical polishing, and there is repeatability Groove of pad causes much effects in flow of slurry among various factors that influence in polishing characteristic, is expected to cause change of lubrication state and polishing characteristic in contact between wafer and pad. Therefore, divided factors of pad groove by groove pattern, groove profile, groove dimensions. This research wishes to study effect that dimension of pad groove gets in polishing performance. When changed dimension (width, depth, pitch of groove) of groove, measured change of removal rate and friction force. According as groove dimension changes, could confirm that removal rate and friction force change. While result of this experiment studies effect of pad groove in CMP, it is expected to become small help.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2003년도 하계학술대회 논문집 Vol.4 No.1
• /
• pp.335-338
• /
• 2003

Chemical mechanical polishing (CMP) process has been widely used to planarize dielectric layers, which can be applied to the integrated circuits for sub-micron technology. Despite the increased use of CMP process, it is difficult to accomplish the global planarization of in the defect-free inter-layer dielectrics (ILD). Especially, defects such as micro-scratch lead to severe circuit failure which affect yield. CMP slurries can contain particles exceeding $1\;{\mu}m$ in size, which could cause micro-scratch on the wafer surface. In this paper, we have studied aging effect the of CMP sin as a function of particle size. We prepared and compared the self-developed silica slurry by adding of abrasives before and after annealing. As our preliminary experiment results, we could be obtained the relatively stable slurry characteristics comparable to original silica slurry in the slurry aging effect.

• 한국전기전자재료학회논문지
• /
• 제18권1호
• /
• pp.12-16
• /
• 2005

Chemical mechanical polishing (CMP) process is one of the most useful methods for improving the surface roughness of films. The effects of CMP on the surface morphology of WO$_3$ films prepared by RF sputtering system were investigated in this paper. A removal rate of films increased, and the uniformity performance of surface decreased with the addition of an oxidizer to the tungsten slurry. Non-uniformity performance of surface was superior as its value was below 5 % when oxidizers of 5.0 vol% and 2.5 vol%, respectively, were added to the tungsten slurry. The optimized oxidizer concentration, reflected both the improved roughness values and hillock-free surface with the good uniformity performance, was 5.0 vol% as an atomic force microscopy(AFM) analysis of thin film topographies. Our CMP results will be a useful reference for advanced technology of thin films for gas sensor applications in the near future.

• 한국전기전자재료학회논문지
• /
• 제18권1호
• /
• pp.24-29
• /
• 2005

Chemical mechanical polishing (CMP) has been widely accepted for the global planarization of multi-layer structures in semiconductor manufacturing. Copper has been the candidate metallization material for ultra-large scale integrated circuits (ULSIs), owing to its excellent electro-migration resistance and low electrical resistance. However, it still has various problems in copper CMP process. Thus, it is important to understand the effect of the process variables such as turntable speed, head speed, down force and back pressure are very important parameters that must be carefully formulated in order to achieve desired the removal rates and non-uniformity. Using a design of experiment (DOE) approach, this study was performed investigating the main effect of the variables and the interaction between the various parameters during CMP. A better understanding of the interaction behavior between the various parameters and the effect on removal rate, non-uniformity and ETC (edge to center) is achieved by using the statistical analysis techniques. In the experimental tests, the optimum parameters which were derived from the statistical analysis could be found for higher removal rate and lower non-uniformity through the above DOE results.

• 한국정밀공학회지
• /
• 제22권2호
• /
• pp.38-45
• /
• 2005

Chemical mechanical polishing(CMP) has been widely accepted for the planarization of multi-layer structures in semiconductor fabrication. But a variety of defects such as abrasive contamination, scratch, dishing, erosion and corrosion are occurred during CMP. Especially, dishing and erosion defects increase the metal resistance because they decrease the interconnect section area, and ultimately reduce the lift time of the semiconductor. Due to this reason dishing and erosion must be prohibited. The pattern density and size in chip have a significant influence on dishing and erosion occurred by over-polishing. The fixed abrasive pad(FAP) was applied and tested to reduce dishing and erosion in this paper. The abrasive concentration decrease of FAP results in advanced pattern selectivity which can lead the uniform removal in chip and declining over-polishing. Consequently, reduced dishing and erosion was observed in CMP of tungsten pattern wafer with proposed FAP and chemicals.