• Aerospace Engineering and Technology
• /
• v.10 no.1
• /
• pp.79-88
• /
• 2011

A fill-drain valve is operated by provided control gas at the ground for liquid propellant feeding system of space launch vehicle, which fills or drains on-board propellant tanks with a cryogenic oxidizer. We have analyzed and modified the data of fill-drain valve designed by Yuzhnoye. The simulation model of fill-drain valve is designed by using the AMESim code to predict and evaluate the dynamic characteristics and pneumatic behavior of valve. In this study, we performed a dynamic characteristic simulation on design parameter. And we could predict opening/closing time and pressures, operating performances on design parameters. This study will serve as one of reference guides to enhance the developmental efficiency of fill-drain valves with the various operating requirements, which shall be used in the Koreanized Space Launch Vehicle.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.19 no.1
• /
• pp.19-25
• /
• 2015

In this paper, a design method for a CPW-fed slot antenna for harmonic suppression is studied. The structure of the proposed slot antenna is a rectangular slot antenna appended with stepped impedance resonators (SIRs) at both ends of the slot symmetrically. Optimal design parameters are obtained by analyzing the effects of the length and width of the SIRs on the input reflection coefficient. The optimized harmonic-suppressed slot antenna operating at 2.45 GHz WLAN band is fabricated on an FR4 substrate with a dimension of 42 mm by 30 mm. The slot length of the proposed harmonic-suppressed slot antenna is reduced to 33.3% compared to that of a conventional rectangular slot antenna owing to the appended SIRs. Experiment results show that the antenna has a desired impedance characteristic with a frequency band of 2.39-2.49 GHz for a VSWR < 2, and a measured gain of 2.5 dBi at 2.45 GHz.

• Journal of IKEEE
• /
• v.26 no.4
• /
• pp.577-583
• /
• 2022

Verilog-HDL-based modeling can be performed to confirm the fast operation characteristics after setting the design parameters of each block considering the stability of the system by performing linear phase-domain modeling on the phase-locked loop. This paper proposed Verilog-HDL modeling including DCO noise and DTC nonlinear characteristic. After completing the modeling, the time-domain transient simulation can be performed to check the feasibility and the functionality of the proposed PLL system, then the phase noise result from the system design based on the functional model can be verified comparing with the ideal phase noise graph. As a result of the comparison of simulation time (6 us), the Verilog-HDL-based modeling method (1.43 second) showed 484 times faster than the analog transistor level design (692 second) implemented by TSMC 0.18-㎛.

• Journal of Korea Water Resources Association
• /
• v.53 no.5
• /
• pp.383-393
• /
• 2020

The main objective of this study is to provide a robust model for estimating parameters of the Clark unit hydrograph (UH) using the observed rainfall-runoff data in the Soyangang dam basin. In general, HEC-1 and HEC-HMS models, developed by the Hydrologic Engineering Center, have been widely used to optimize the parameters in Korea. However, these models are heavily reliant on the objective function and sample size during the optimization process. Moreover, the optimization process is carried out on the basis of single rainfall-runoff data, and the process is repeated for other events. Their averaged values over different parameter sets are usually used for practical purposes, leading to difficulties in the accurate simulation of discharge. In this sense, this paper proposed a hierarchical Bayesian model for estimating parameters of the Clark UH model. The proposed model clearly showed better performance in terms of Bayesian inference criterion (BIC). Furthermore, the result of this study reveals that the proposed model can also be applied to different hydrologic fields such as dam design and design flood estimation, including parameter estimation for the probable maximum flood (PMF).

• Transactions of the Korean Society of Mechanical Engineers B
• /
• v.37 no.3
• /
• pp.275-283
• /
• 2013

An injector that uses methane gas ($CH_4$) and liquid oxygen ($LO_x$) as propellants was designed to verify the combustion characteristics of an engine that uses methane, which is one of the next-generation propellants. A swirl/shear coaxial-type injector was used, and flow analysis was performed using Fluent to determine the main design parameters of the injector. A hydraulic test was performed to understand the atomization and spray pattern characteristics of the injector. Next, a combustion test was performed at the design point to understand the ignition and combustion stability. Additional combustion tests were performed according to the O/F ratio to investigate the combustion characteristics and stabilities using the characteristic exhaust velocity ($C^*$) and fluctuation of the chamber pressure. The experimental results showed that the combustion efficiency was greater than 90%, and the pressure fluctuation was lower than 2% under all conditions.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.12
• /
• pp.1084-1096
• /
• 2016

This paper presents method of design and analysis of a high-speed serial interface connector with a data rate of 12.5 Gbps. A high-speed serial interface connector is composed of various material and complex structures. It is very difficult to match the impedance of each discontinuous portion of connector. Therefore, this paper proposes the structure of a connector line that be simplified a connector. In the structure of proposed connector line, this research presents a method for extracting R, L, C and G parameters, analyzing the differential mode impedance, and minimizing the impedance discontinuity using time domain transmissometry and time domain reflectometry. This paper applies the proposed methods in the connector line to the high-speed serial interface connector. The proposed high-speed serial interface connector, which consists of forty-four pins, is analyzed signal transmission characteristics by changing the width and spacing of the four pins. According to the analysis result, as the width of the ground pin increases, the impedance decreases slightly. And as the distance between the ground pin and the signal pin increases, the impedance increases. In addition, as the width of the signal pin increases, the impedance decreases. And as the distance between the signal pin and the signal pin increases, the impedance decreases. The impedance characteristic of initial connector presents ranges from 96 to $139{\Omega}$. Impedance characteristic after applying the structure of proposed connector is shown as a value between 92.6 to $107.5{\Omega}$. This value satisfies the design objective $100{\Omega}{\pm}10%$.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.19 no.7
• /
• pp.1639-1645
• /
• 2015

In UHD high-speed video transmission system, when a signal within certain frequency region coincides electrically and structurally, the system becomes unstable because the energy is concentrated, and signal flux is interfered and distorted. For the instability, power integrity analysis should be conducted. To remove the signal distortion for MLB, using a high-frequency design technique for EMI phenomenon, EMI which radiates electromagnetic energy fluxed into power layer was analyzed considering system stabilization. In this paper, we proposed an adaptive MLB design method which minimizes high-frequency noise in MLB structure, enhances signal integrity and power integrity, and suppresses EMI. The characteristic impedance for multi-layer circuit board proposed in this study were High-Speed Video Differential Signaling(HSVDS) line width w = 0.203, line gap d = 0.203, beta layer height h = 0.145, line thickness t = 0.0175, dielectric constant ε_r = 4.3, and characteristic impedance Zdiff = 100.186Ω. When high-speed video differential signal interface board was tested with optimized parameters, the magnitude of Eye diagram output was 672mV, jittering was 6.593ps, transmission frequency was 1.322GHz, signal to noise was 29.62dB showing transmission quality improvement of 10dB compared to previous system.

• Journal of the Institute of Convergence Signal Processing
• /
• v.4 no.2
• /
• pp.18-24
• /
• 2003

One of the most important subjects in the implementation of real time speech recognizer is to design both reliable VAD(Voice Activity Detection) and suitable speech feature vector. But, because it is difficult to calculate reliable VAD in the environment having surrounding noise, designed suitable speech feature vector may not be obtained. Solving this problem, in this paper, we implement not only short time power spectrum which is generally used but also two additive parameters, the comparison measure of spectrum density having robust property in noise and linear discriminant function using linear regression, then perform VAD by using the combination of each parameter having apt weight in other magnitudes of surrounding noise and confirm that proposed parameters show a robust characteristic in circumstances having surrounding noise by using DTW(Dynamic Time Waning) in recognition experiment.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.39 no.2
• /
• pp.146-156
• /
• 2002

In this paper, a new virtual-straight line parameter determination methodology and fast time domain simulation technique for non-uniform interconnects are presented and verified. Time domain signal response of interconnects circuit considering the characteristic of non-linear transistor is performed by using model order reduction method. Since model order reduction method is peformed by using per unit length parameters, virtual- straight line parameters for non-uniform interconnects are determined. Its method is integrated into Berkeley SPICE and shown that time domain signal responses using proposed method have a good agreement with the results of conventional circuit simulator HSPICE. The proposed method can be efficiently employed in the high-performance VLSI circuit design since it can provide a fast and accurate time domain signal response of complicated multi - layer interconnects.

• The Journal of the Acoustical Society of Korea
• /
• v.24 no.7
• /
• pp.402-409
• /
• 2005

In this paper. we propose a coding method using a matching pursuit algorithm in a strongly periodic highband signal. Also. we propose an efficient quantizer for the estimated parameters : spectral magnitude and phase. Based on the error concealment principle and sinusoidal model. the MP algorithm requires the high-precision pitch period estimation. To estimate more accurate pitch period. the refined pitch obtained from lowband speech is used. which increases the efficiency of bit allocation. The spectral magnitude parameters are quantized by the method which is combined with MDCT (Modified Discrete Cosine Transform) and multi-stage structure. The spectral phase quantizer uses the $2{\pi}$ modular characteristic of phases and the weighted function by spectral magnitudes. To evaluate the efficiency of the proposed method. we applied it to analysis-by-synthesis system. Furthermore we suggest the possibillity of scalable wideband speech codecs based on band-split structure.