• Title/Summary/Keyword: Annealing process

Search Result 1,589, Processing Time 0.027 seconds

Effect of Post Deposition Annealing Temperature on the Structural, Optical and Electrical Properties of GZO/Cu Films (진공열처리온도에 따른 GZO/Cu 박막의 구조적, 광학적, 전기적 특성 변화)

  • Kim, Dae-Il
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.24 no.9
    • /
    • pp.739-743
    • /
    • 2011
  • Ga doped ZnO (GZO)/Cu bi-layer films were deposited with RF and DC magnetron sputtering on glass substrate and then the effect of post deposition annealing temperature on the structural, optical and electrical properties of the films was investigated. The post deposition annealing process was conducted for 30 minutes in gas pressure of $1{\times}10^{-3}$ Torr and the annealing temperatures were 150 and $300^{\circ}C$. With increasing annealing temperature, GZO/Cu films showed an increment in the prefer orientation of ZnO (002) diffraction peak in the XRD pattern and the optical transmittance in a visible wave region was also increased, while the electrical sheet resistance was decreased. The GZO/Cu films annealed at $300^{\circ}C$ showed the highest optical transmittance of 70% and also showed the lowest electrical resistance of $85\;{\Omega}/{\Box}$ in this study.

A study on the characteristics of the PZT thin films prepared by Pulsed Laser Depositon (PLD에 의해 제초된 PZT 박막의 특성에 관한 연구)

  • 김민철;박용욱;백동수;신현용;윤석진;김현재;윤기현
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.885-888
    • /
    • 2000
  • The effects of deposition temperature and post annealing process of ferroelectric PbZr$\sub$0.52/Ti$\sub$0.48/O$_3$(PZT) thin films by pulsed laser deposition (PLD) were investigated. The PZT thin films were deposited at 400, 450, 500, and 550$^{\circ}C$, with/without post annealing at 650$^{\circ}C$ for 30 min. The PZT thin films deposited above 500$^{\circ}C$ without post annealing were crystallized into peroveskite phase, but the PZT thin films deposited below 450$^{\circ}C$ had pyrochlore phase. The PZT thin films deposited below 450$^{\circ}C$ with post annealing also crystallized into pure perovskite. Compared to the PZT thin films which were deposited at 450$^{\circ}C$ and post annealed, the films deposited at 550$^{\circ}C$ have a columnar microstructure and high remnant polarization 28 (${\mu}$C/cm$^2$). With in-situ annealing at oxygen ambient, the PZT thin films reduced oxygen vacancies and increased retained polarization.

  • PDF

Effect of Vacuum Annealing on Thin Film Nickel Silicide for Nano Scale CMOSFETs

  • Zhang, Ying-Ying;Oh, Soon-Young;Kim, Yong-Jin;Lee, Won-Jae;Zhong, Zhun;Jung, Soon-Yen;Li, Shi-Guang;Kim, Yeong-Cheol;Wang, Jin-Suk;Lee, Hi-Deok
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.06a
    • /
    • pp.10-11
    • /
    • 2006
  • In this study, the Ni/Co/TiN (6/2/25 nm) structure was deposited for thermal stability estimation. Vacuum (30 mTorrs) annealing was carried out to compare with furnace annealing in nitrogen ambient. The proposed Ni/Co/TiN structure exhibited low temperature silicidation and wide range of rapid thermal process (RTP) windows. The sheet resistance was too high to measure after furnace annealing at $600^{\circ}C$ due to the thin thickness (15 nm) of the nickel silicide. However, the sheet resistance maintained stable characteristics up to $600^{\circ}C$ for 30 min after vacuum annealing. Therefore, the low resistance of thin film nickel silicide was obtained by vacuum annealing at $600^{\circ}C$.

  • PDF

Ferroelectric and leakage current characteristics of Pt/SBT/Pt capacitors with post annealing process (후속 열처리에 따른 Pt/SBT/Pt 캐패시터의 강유전 특성과 누설전류 특성)

  • 권용욱;박주동;연대중;오태성
    • Journal of the Korean Vacuum Society
    • /
    • v.8 no.3A
    • /
    • pp.238-244
    • /
    • 1999
  • Pt/SBT/Pt capacitors were fabricated using the MOD-derived $SrBi_{2x}Ta_2O_9$ (SBT) films and their ferroelectic and leakage current characteristics were investigated with post annealing at 400~$800^{\circ}C$. Although the MOD-derived SBT film exhibited the hysteresis loop typical for the leaky film, the well-saturated ferroelectric hysteresis loop could be obtained by post annealing the Pt/SBT/Pt capacitors at $550^{\circ}C$~$800^{\circ}C$. The remanent polarization $2P_r$ of the SBT film exhibited a maximum value of 9.72$\mu\textrm{cm}^2$ with post annealing at $600^{\circ}C$, and then decreased with increasing the post annealing temperature above $600^{\circ}C$. The MOD-derived SBT films exhibited the high leakage current density of ~$10^{-3} \textrm{A/cm}^2$ at 75kV/cm. With post annealing the Pt/SBT/Pt capacitor at 600~$800^{\circ}C$, however, the leakage current density decreased remarkably to less than $10^{-6}\textrm{A/cm}^2$ at 75kV/cm.

  • PDF

Annealing Textures and Grain Size of Tantalum Sheet (탄탈륨 판재의 어닐링 집합조직과 결정립 크기)

  • Kang, J.Y.;Park, S.;Park, J.Y.;Park, S.J.;Song, Y.H.;Park, S.T.;Kim, G.L.;Oh, K.W.
    • Transactions of Materials Processing
    • /
    • v.28 no.5
    • /
    • pp.247-256
    • /
    • 2019
  • In this study, the development of annealing textures in cold rolled and annealed tantalum sheets was analyzed using electron backscatter diffraction. At $900^{\circ}C$, the textures of the recrystallized grains in the partially and completely recrystallized microstructures displayed significant similarities. The average diameter of the recrystallized grains with ${\gamma}-fiber$ orientations exceeded that of grains with different orientations, and the average growth rates were unrelated to the orientations after an initial stage of recrystallization. Additional cold rolling and annealing was done for controlled initial microstructures and textures inherited from various processes of prior cold rolling and annealing. This second cycle of the process resulted in stronger textures with major ${\gamma}-fiber$ orientations as a result of the enhanced ${\gamma}-fiber$ orientations in the preceding textures. A coarse-grained prior microstructure resulted in a weaker annealing texture than a fine grained one regardless of the stronger previous texture, which was occasioned by the sub-structures of the minor orientations at local deformation inhomogeneities such as sharp in-grain shear bands.

The Formation of $YBa_2$$Cu_3$$O_7$ Step-edge Josephson Junction on LaAl$O_3$and MgO Single Crystal Substrates by Using Step-edge Annealing (LaAl$O_3$와 MgO 기판 위에 형성한 $YBa_2$$Cu_3$$O_7$ 모서리 죠셉슨 접합의 열처리 효과)

  • Yunseok Hwang;Kim, Jin-Tae;Sunkyung Moon;Lee, Soon-Gul;Park, Yong-Ki;Park, Jong-Chul
    • Progress in Superconductivity
    • /
    • v.2 no.2
    • /
    • pp.71-75
    • /
    • 2001
  • The effect of annealing step-edges of LaAlO$_3$ and MgO single crystal substrates on YBa$_2$Cu$_3$O$_{7}$ junction has been studied. The step-edge was fabricated by argon ion milling and was annealed at 105$0^{\circ}C$ in 1 attn oxygen pressure. We compared AFM image near step-edge of the substrates between before and after annealing process. And YBa$_2$Cu$_3$O$_{7}$ thin film was deposited on the step-edge by a standard pulsed laser deposition. The step-edge junctions were characterized by current-voltage curves at 77 K. The annealing of step-edges of MgO substrate improved the current-voltage characteristic of Josephson junction: double steps in the current-voltage characteristic disappeared. However the annealing for LaAlO$_3$ did not improve the junction property.rty.

  • PDF

Effects of annealing temperature on structural and optical properties of CdS Films prepared by RF magnetron sputtering

  • Hwang, Dong-Hyeon;An, Jeong-Hun;Son, Yeong-Guk
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.233-233
    • /
    • 2010
  • CdS thin films were deposited on glass substrates by R.F. magnetron sputtering method and some of the samples were treated by rapid thermal annealing (RTA) process. Effects of thermal annealing on structural and optical properties were investigated at different temperatures ranging from 100 to $600^{\circ}C$. The crystallographic structure of the films and the size of the crystallites in the films were studied by X-ray diffraction. The crystallite sizes were found to increase, and the X-ray diffraction patterns were seen to sharpen by annealing. Optical properties of the films were calculated using the envelope method and the photoluminescence measurements. The optical properties of the films were seen to be dependent on the film thicknesses. The energy gap of the films was found to decrease by annealing. The band edge sharpness of the optical absorption was seen to oscillate by thermal annealing. Annealing over $400^{\circ}C$ was seen to degrade the optical properties of the film. The best annealing temperature for the films was found to be $400^{\circ}C$ from the optical properties. It is observed that the CdS film annealed at $400^{\circ}C$ reveals the strongest UV emission intensity and narrowest full width at half maximum among the temperature ranges studied. The enhanced UV emission from the film annealed at $400^{\circ}C$ is attributed to the improved crystalline quality of CdS thin film due to the effective relaxation of residual compressive stress and achieving maximum grain size. The results show that heat treatments under optimal annealing condition can provide significant improvements in the properties of CdS thin films.

  • PDF

Effects of Annealing Gas and Pressure Conditions on the Electrical Characteristics of Tunneling FET (가스 및 압력조건에 따른 Annealing이 Tunneling FET의 전기적 특성에 미치는 영향)

  • Song, Hyun-Dong;Song, Hyeong-Sub;Babu, Eadi Sunil;Choi, Hyun-Woong;Lee, Hi-Deok
    • Journal of IKEEE
    • /
    • v.23 no.2
    • /
    • pp.704-709
    • /
    • 2019
  • In this paper, the electrical characteristics of tunneling field effect transistor(TFET) was studied for different annealing conditions. The TFET samples annealed using hydrogen forming gas(4 %) and Deuterium($D_2$) forming gas(4 %). All the measurements were conducted in noise shielded environment. The results show that subthreshold slope(SS) decreased by 33 mV/dec after annealing process compared to before annealing. Under various temperature range, the noise is improved by average of 31.2 % for 10 atm Deuterium gas at $V_G=3V$ condition. It is also noticed that, post metal annealing with $D_2$ gas reduces the noise by average of 30.7 % at $I_D=100nA$ condition.

Manufacturing and Macroscopic Properties of Cold Sprayed Cu-Ga Coating Material for Sputtering Target

  • Jin, Young-Min;Jeon, Min-Gwang;Park, Dong-Yong;Kim, Hyung-Jun;Oh, Ik-Hyun;Lee, Kee-Ahn
    • Journal of Powder Materials
    • /
    • v.20 no.4
    • /
    • pp.245-252
    • /
    • 2013
  • This study attempted to manufacture a Cu-Ga coating layer via the cold spray process and to investigate the applicability of the layer as a sputtering target material. In addition, changes made to the microstructure and properties of the layer due to annealing heat treatment were evaluated, compared, and analyzed. The results showed that coating layers with a thickness of 520 mm could be manufactured via the cold spray process under optimal conditions. With the Cu-Ga coating layer, the ${\alpha}$-Cu and $Cu_3Ga$ were found to exist inside the layer regardless of annealing heat treatment. The microstructure that was minute and inhomogeneous prior to thermal treatment changed to homogeneous and dense with a more clear division of phases. A sputtering test was actually conducted using the sputtering target Cu-Ga coating layer (~2 mm thickness) that was additionally manufactured via the cold-spray coating process. Consequently, this test result confirmed that the cold sprayed Cu-Ga coating layer may be applied as a sputtering target material.

Hydrogen Ion Implantation Mechanism in GaAs-on-insulator Wafer Formation by Ion-cut Process

  • Woo, Hyung-Joo;Choi, Han-Woo;Kim, Joon-Kon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.6 no.2
    • /
    • pp.95-100
    • /
    • 2006
  • The GaAs-on-insulator (GOI) wafer fabrication technique has been developed by using ion-cut process, based on hydrogen ion implantation and wafer direct bonding techniques. The hydrogen ion implantation condition for the ion-cut process in GaAs and the associated implantation mechanism have been investigated in this paper. Depth distribution of hydrogen atoms and the corresponding lattice disorder in (100) GaAs wafers produced by 40 keV hydrogen ion implantation were studied by SIMS and RBS/channeling analysis, respectively. In addition, the formation of platelets in the as-implanted GaAs and their microscopic evolution with annealing in the damaged layer was also studied by cross-sectional TEM analysis. The influence of the ion fluence, the implantation temperature and subsequent annealing on blistering and/or flaking was studied, and the optimum conditions for achieving blistering/splitting only after post-implantation annealing were determined. It was found that the new optimum implant temperature window for the GaAs ion-cut lie in $120{\sim}160^{\circ}C$, which is markedly lower than the previously reported window probably due to the inaccuracy in temperature measurement in most of the other implanters.