• The Journal of the Korea institute of electronic communication sciences
• /
• v.9 no.7
• /
• pp.761-766
• /
• 2014

This study performs the analytical investigation of the oscillation voltages at the tanks of the series tuned varactor incorporating balanced common-drain, and common-gate Colpitts VCO which are able to work even at the sub-1V power supply voltages. The results the investigation predicts is verified by the simulation on the circuit behaviors of the two VCOs. The analytical investigation finds that the series tuned varactor incorporating balanced common-gate VCO generates greater oscillation voltage at the tank than the series tuned varactor incorporating balanced common-drain VCO does, which in turn is more suitable for generating the low phase noise oscillation signal from the sub-1V supply voltage than the series tuned varactor incorporating balanced common-drain VCO.

• Proceedings of the KIEE Conference
• /
• 2001.07d
• /
• pp.2579-2581
• /
• 2001

넓은 가변 범위를 가지는 LC 탱크 전압 제어 발진기에 관해 본 논문에서 소개하고자 한다. LC 탱크 전압 제어 발진기의 발진을 소멸시키는 밀러 증폭기의 ESR을 제거함으로써 넓은 가변 범위를 얻을 수 있다. LC 탱크 전압 제어 발진기는 발진기 코어와 버퍼, 밴드갭(bandgap) 기준 전압 발생기 그리고 드라이브 증폭기로 구성되어 있다. 발진기 코어는 1.3mA의 전류를 소모하고 약 1GHz의 가변 범위를 가진다. 출력주파수의 가변 범위내에 발진기의 출력 전력은 3dBm 이내로 변한다. 이러한 LC 탱크 전압 제어 발진기는 BiCMOS 공정을 이용하여 제작되었고 2.7V 단일 전원에서 31.5mW의 전력을 소모한다.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2001.11a
• /
• pp.209-212
• /
• 2001

본 논문에서는 Ka-band 위성 중계기용 국부 발진기에 사용하게 될 전압제어 발진기의 EM (Engineering Model)을 비선형 방법으로 설계하였다. 전압제어 발진기의 위상잡음을 개선하기 위하여 공진기로 사용되는 유전체 공진기와 결합하는 마이크로스트립 라인을 high impedance inverter로 구현함으로써 공진회로의 quality factor를 우수하게 유지하여 능동소자에 전달되도록 하였다. 개발된 전압제어 발진기는 0～12V의 제어전압으로 9.7965～9.8032GHz의 발진범위를 갖으며 공급전력은 8V, 17mA을 필요로 한다. 제작된 전압제어 발진기의 위상잡음은 -96.51dB/Hz @10KHz와 -116.5dBc/Hz @100KHz의 특성을 나타내며 출력전력은 7.33dBm을 얻었다.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.41 no.10
• /
• pp.79-86
• /
• 2004

This paper proposes a dual band Voltage Controlled Oscillator(VCO) with a standard 0.3${\mu}{\textrm}{m}$ CMOS process to generate 1.07GHz and 2.07GHz. The proposed VCO architecture with 50% duty cycle circuit and a half adder(HA) was capable of producing a frequency two times higher than that of the conventional VCOs. The measurement results demonstrate that the gain of VCO and power dissipation are 561MHz/V and 14.6mW, respectively. The phase noises of the dual band VCO are measured to be -102.55dBc/Hz and -95.88dBc/Hz at 2MHz offset from 1.07GHz and 2.07GHz, respectively.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.49 no.8
• /
• pp.41-46
• /
• 2012

A quadrature voltage controlled oscillator(QVCO) for X-band is presented in this paper. The QVCO has fabricated in Charted $0.13{\mu}m$ CMOS process. The QVCO consists of two cross-coupled differential VCO and two differential buffers. The QVCO is controlled by 4 bit of capacitor bank and control voltage of varactor. To have a linear quality factor of varactors, voltage biases of varactors are difference. The QVCO generates frequency tuning range from 6.591 GHz to 8.012 GHz. The phase noise is -101.04 dBc/Hz at 1MHz Offset when output frequency is 7.150 GHz. The supply voltage is 1.5 V and core current 6.5-8.5 mA.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2001.10a
• /
• pp.242-245
• /
• 2001

본 논문은 디지털 위성용 하향변환기에 적용되는 고안정 전압제어 마이크로파 발진기의 위상잡음 특성을 분석하였다. 전압제어 마이크로파 발진기는 능동소자의 비선형 등가모델과 궤환회로의 영향을 고려하여 유전체 공진 마이크로파 발진기를 위상잡음과 출력 전력에 절충(trade-off)하여 설계하였고, 13.25GHz의 발진주파수에서 출력이득은 12dBm이고, 위상잡음은 옵셋 주파수 100KHz 에서 -107.91dBc를 보였다. 바렉터 다이오드 동작에 의한 튜닝 범위는 2MHz/V로 위상동기 발진기에 응용할 수 있음을 보였다.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.43 no.1 s.343
• /
• pp.149-155
• /
• 2006

A technique used to induce maximum oscillating voltage in the BJT Clapp VCO is presented. The technique finds the optimal feedback capacitance values resulting in the largest oscillating signal swing across the resonator at a given bias state and the VCO's center frequency. By doing so, the presented technique attains the lowest phase noise which the BJT Clapp VCO can have. An analysis of the measurement results of the fabricated oscillators has verified that the VCO with the optimal feedback capacitance values actually exhibits the lowest phase noise.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.11
• /
• pp.107-113
• /
• 2014

A VCO (Voltage Controlled Oscillator) and a divide-by-4 high speed frequency divider are implemented using 65nm CMOS technology for 60GHz wireless communication system. The mm-wave VCO was designed by NMOS cross-coupled LC type using current source. The architecture of the divide-by-4 high speed frequency divider is differential ILFD (Injection Locking Frequency Divider) with varactor to control frequency range. The frequency divider also uses current sources to get good phase noise characteristics. The measured results show that the VCO has 64.36~67.68GHz tuning range and the frequency divider divides the VCO output by 4 exactly. The high output power of 5.47~5.97dBm from the frequency divider is measured. The phase noise of the VCO including the frequency divider are -77.17dBc/Hz at 1MHz and -110.83dBc/Hz at 10MHz offset frequency. The power consumption including VCO is 38.4mW with 1.2V supply voltage.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.21 no.2
• /
• pp.202-207
• /
• 2010

In this paper, a novel voltage-controlled oscillator(VCO) using the open loop multiple split ring resonator(OLMSRR) is presented for improving the phase noise, implemented in 130 nm CMOS technology. Compared with the conventional CMOS LC resonator, the proposed CMOS OLMSRR has the larger coupling coefficient value, which makes a higher Q-factor, and has improved the phase noise of the VCO. The proposed CMOS VCO based OLMSRR has the phase noise of -99.67 dBc/Hz @ 1 MHz in the oscillation frequency. Compared with the VCO using the conventional CMOS LC resonator and the proposed VCO using the CMOS OLMSRR structure has been improved in 7 dB. The prototype 24 GHz CMOS VCO is implemented in 130 nm CMOS and occupies a compact die area of $0.7\;mm{\times}0.9\;mm$.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.7 no.4
• /
• pp.715-720
• /
• 2012

This study presents a hybrid balanced voltage controlled oscillator (VCO) circuit which is suitable for low phase noise operation at sub-1V supply voltages. Half circuits of the proposed VCO use the varactor-integrated feedback capacitors in their respective circuit. The varactor-integrated feedback capacitors further increase the negative resistance of the equivalent tank thereby ensuring stable start-up of oscillation even at the sub-1V supply voltage. In addition, this work theoretically analyses the phenomenon of the increase of the negative resistance. Simulation results using a $0.18{\mu}m$ RF CMOS technology exhibit the phase noises of -122.4 to -125.5.8 dBc/Hz at 1 MHz offset from oscillation frequency of 4.87 GHz over the supply voltages of 0.6 through 0.9 V.