전기전자학회논문지 (Journal of IKEEE)

  • 제24권4호
  • /
  • Pages.942-949
  • /
  • 2020
  • /
  • 1226-7244(pISSN)
  • /
  • 2288-243X(eISSN)
한국전기전자학회 (Institute of Korean Electrical and Electronics Engineers)
권호 표지
DOI QR코드

DOI QR Code

커패시터의 비율과 무관하고 OP-Amp의 이득에 둔감한 CMOS Image Sensor용 Algorithmic ADC

Capacitor Ratio-Independent and OP-Amp Gain-Insensitive Algorithmic ADC for CMOS Image Sensor

  • Hong, Jaemin (Dept. of Electronics Engineering, Kookmin University) ;
  • Mo, Hyunsun (Dept. of Electronics Engineering, Kookmin University) ;
  • Kim, Daejeong (Dept. of Electronics Engineering, Kookmin University)
  • 투고 : 2020.08.24
  • 심사 : 2020.12.22
  • 발행 : 2020.12.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 column-parallel readout 회로에 적합하도록 개선된 CMOS 이미지 센서용 algorithmic ADC를 제안한다. 커패시터의 비율과 무관하고 연산 증폭기의 이득에 둔감하면서 증폭기 하나로 동작 할 수 있도록 기존 algorithmic ADC를 수정하고 적응형 바이어싱을 적용한 증폭기를 사용하여 높은 변환효율을 갖도록 하였다. 제안하는 ADC는 0.18-㎛ 매그나칩 CMOS 공정으로 설계되었으며, Spectre 시뮬레이션을 통해 기존 algorithmic ADC에 비해 변환속도당 전력소모가 37% 줄어 들었음을 확인하였다.

In this paper, we propose an improved algorithmic ADC for CMOS Image Sensor that is suitable for a column-parallel readout circuit. The algorithm of the conventional algorithmic ADC is modified so that it can operate as a single amplifier while being independent of the capacitor ratio and insensitive to the gain of the op-amp, and it has a high conversion efficiency by using an adaptive biasing amplifier. The proposed ADC is designed with 0.18-um Magnachip CMOS process, Spectre simulation shows that the power consumption per conversion speed is reduced by 37% compared with the conventional algorithmic ADC.

키워드

참고문헌

  1. B. S. Carlson, "Comparison of modern CCD and CMOS image sensor technologies and systems for low resolution imaging," in IEEE Proc. Sensors, pp.171-176, 2002. DOI: 10.1109/ICSENS.2002.1037011
  2. Hongjie Zhu, Milin Zhang, Yuanming Suo, Trac D. Tran, Jan Van der Spiegel, "Design of a Digital Address-Event Triggered Compressive Acquisition Image Sensor," IEEE Transactions on Circuits and Systems-I:Regular Papers, vol.63, no.2, pp.191-199, 2016. DOI: 10.1109/TCSI.2015.2512719
  3. Fei Wang, Liqiang Han, Albert J. P. Theuwissen, "Development and Evaluation of a Highly linear CMOS Image Sensor With a Digitally Assisted Linearity Calibration," IEEE Journal of Solid-State Circuits, vol.53, no.10, pp.2970-2981, 2018. DOI: 10.1109/JSSC.2018.2856252
  4. N. Cho, B. Song, K. Kim, and J. Burm, S. W. Han, "A VGA CMOS Image Sensor with 11-bit column parallel single-slope ADCs," IEEE International SoC Design Conference, pp.25-27. DOI: 10.1109/SOCDC.2010.5682981
  5. S. Matsuo et al., "8.9-megapixel video image sensor with 14-b column-parallel SA-ADC," IEEE Trans. Electron Devices, vol.56, no.11, pp. 2380-2389, 2009. DOI: 10.1109/TED.2009.2030649
  6. S. Lim, J. Cheon, Y. Chae, W. Jung, D.-H. Lee, M. Kwon, K. Yoo, S. Ham, and G. Han, "A 240-frames/s 2.1-Mpixel CMOS image sensor with column-shared cyclic ADCs," IEEE Journal of Solid-State Circuits, vol.46, no.9, pp.2073-2083, 2011. DOI: 10.1109/JSSC.2011.2144010
  7. P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, "A Ratio-Independent Algorithmic Analog-to-Digital Conversion Technique," IEEE Journal of Solid-State Circuits, vol.SC-19, no.6, pp.828-836, 1984. DOI: 10.1109/JSSC.1984.1052233
  8. K. Nagaraj, T. R. Viswanathan, K. Singhal, and J. Vlach, "Switched-capacitor circuits with reduced sensitivity to amplifier gain," IEEE Transactions on Circuits and Systems, vol.CAS-34, no.5, pp.571-574, 1987. DOI: 10.1109/TCS.1987.1086170
  9. S.-Y. Chin, C.-J. Wu, "A CMOS Ratio-Independent and Gain-Insensitive Algorithmic Analog-to-Digital converter," IEEE Journal of Solid-State Circuits, vol.31, no.8, pp.1201-1207, 1996. DOI: 10.1109/4.508271
  10. S. Baswa, A. J. Lopez-Martin, J. Ramirez-Angulo, and R. G. Carvajal, "Low-voltage micropower super class AB CMOS OTA," Electron. Lett., vol.40, pp.216-217, 2004. DOI: 10.1049/el:20040166
  11. S.-Y. Chin, C.-J. Wu, "The Flipped Voltage Follower: A Useful Cell for Low-Voltage Low-Power Circuit Design," IEEE Transactions on Circuits and Systems- I:Regular Papers, vol.52, no.7, pp.1276-1291, 2005. DOI: 10.1109/TCSI.2005.851387
  12. T. B. Cho and P. R. Gray, "A 10 b, 20 Msample/s, 35mW pipeline A/D converter," IEEE Journal of Solid-State Circuits, vol.30, no.3, pp. 166-172, 1995. DOI: 10.1109/4.364429