DOI QR코드

DOI QR Code

Schottky Barrier Thin Film Transistor by using Platinum-silicided Source and Drain

플레티늄-실리사이드를 이용한 쇼트키 장벽 다결정 박막 트랜지스터

  • 신진욱 (광운대학교 전자재료공학과) ;
  • 정홍배 (광운대학교 전자재료공학과) ;
  • 이영희 (광운대학교 전자재료공학과) ;
  • 조원주 (광운대학교 전자재료공학과)
  • Published : 2009.06.01

Abstract

Schottky barrier thin film transistors (SB-TFT) on polycrystalline silicon(poly-Si) are fabricated by platinum silicided source/drain for p-type SB-TFT. High quality poly-Si film were obtained by crystallizing the amorphous Si film with excimer laser annealing (ELA) or solid phase crystallization (SPC) method, The fabricated poly-Si SB-TFTs showed low leakage current level and a large on/off current ratio larger than 10), Significant improvement of electrical characteristics were obtained by the additional forming gas annealing in 2% $H_2/N_2$ ambient, which is attributed to the termination of dangling bond at the poly-Si grain boundaries as well as the reduction of interface trap states at gate oxide/poly-Si channel.

Keywords

References

  1. J. M. Larson and J. P. Snyder, 'Overview and status of metal S/D schottky-barrier MOSFET technology', IEEE Electron Device Lett., Vol. 53, p. 1048, 2006 https://doi.org/10.1109/TED.2006.871842
  2. L. E. Calvet, H. Luebben, M. A. Reed, C. Wang, and J. P. Snyder, 'Suppression of leakage current in Schottky barrier metal–oxide–semiconductor field-effect transistors', J. Appl. Phys., Vol. 91, p. 757, 2002 https://doi.org/10.1063/1.1425074
  3. S. Y. Oh, C. G. Ahn, J. H. Yang, W. J. Cho, W. H. Lee, H. M. Koo, and S. J. Lee, 'Three-dimensionally stacked poly-Si TFT CMOS inverter with high quality laser crystallized channel on Si substrate', Solid-State Electron., Vol. 52, p. 372, 2008 https://doi.org/10.1016/j.sse.2007.10.020
  4. K. Zellama, P. Germain, S. Squerard, J. C. Bourgeoin, and P. A.Thomas, 'Crystallization in amorphous silicon', J. Appl. Phys., Vol. 50, p. 6995, 1979 https://doi.org/10.1063/1.325856
  5. V. Subramanian, P. Dankoski, L. Degertekin, B. T. Khuri-Yakub, and K. C. Saraswat, 'Controlled two-step solid-phase crystallization forhigh-performance polysilicon TFT's', IEEE Electron Device Lett., Vol. 18, p. 378, 1997 https://doi.org/10.1109/55.605445
  6. J. Y. Lee, C. H. Han, and C. K. Kim, 'High performance low temperature polysilicon thin film transistor using ECR plasma thermal oxide as gate insulator', IEEE Electron. Device Lett., Vol. 15, p. 301, 1994 https://doi.org/10.1109/55.296223