DOI QR코드

DOI QR Code

Reduction of Barrier Height between Ni-silicide and p+ Source/drain for High Performance PMOSFET

고성능 PMOSFET을 위한 Ni-silicide와 p+ Source/drain 사이의 Barrier Height 감소

  • Published : 2009.06.01

Abstract

In this paper, barrier height between Ni-silicide and source/drain is reduced utilizing Pd stacked structure (Pd/Ni/TiN) for high performance PMOSFET. It is shown that the barrier height is decreased by Pd incorporation and is dependent on the Pd thickness. Therefore, Ni-silicide using the Pd stacked structure is promising for high performance nano-cale PMOSFET.

Keywords

References

  1. S. P. Murarka, 'Self-aligned silicides or metals for very large integrated circuit applications', Journal of Vacuum Science and technology, B4, p. 1325, 1986 https://doi.org/10.1116/1.583514
  2. T. Shibata, K. Heida, M. Sato, M. Konaka, R. L. M. Dang, and H. Iizuka, 'An optimally designed process for submicron MOSFETs', Tech. Dig. of IEDM, p. 647, 1981
  3. K. Goto, T. Yamazaki, A. Fushida, S. Inagaki, and H. Yagi, 'Optimization of salicide process for sub 0.1um CMOS device', Symp. on VLSI Tech., p. 119, 1994
  4. J. G. Yun, S. Y. Oh, B. F. Huang, H. H. Ji, Y. G. Kim, S. H. Park, H. S. Lee, D. B. Kim, U. S. Kim, H. S. Cha, S. B. Hu, J. G. Lee, S. K. Baek, H. S. Hwang, and H. D. Lee, 'Highly thermal robust NiSi for nanoscale MOSFETs utilizing a novel hydrogen plasma immersion ion implantation and Ni-Co-TiN tri-layer', IEEE Electron Device Lett., Vol. 26, No. 2, p. 90, 2005 https://doi.org/10.1109/LED.2004.841863
  5. T. Morimoto, H. S. Momose, T. Iinuma, I. Kunishima, K. Suguro, H. Okana, I. Katakabe, H. Nakajime, M. Tsuchiaki, M. Ono, Y. Katsumata, and H. Iwai, 'A NiSi salicide technology for advanced logic device', Tech. Dig. of IEDM, p. 653, 1991
  6. 황빈봉, 오순영, 윤장근, 김용진, 지희환, 김용구, 왕진석, 이희덕, 'Nano-scale CMOS를 위한 Ni-germano Silicide의 열안정성 연구', 전기전자재료학회논문지, 17권, 11호, p. 1149, 2004 https://doi.org/10.4313/JKEM.2004.17.11.1149
  7. Z. Zhong, S.-Y. Oh, W.-J. lee, Y.-Y. Zhang, S.-Y. Jung, S.-G. Li, G.-W. Lee, J.-S. Wang, H.-D. Lee, and Y.-C. Kim, 'Study of thermal stability of Ni silicide using Ni-V alloy', Trans. Electr. Electron. Mater., Vol. 9, No. 2, p. 47, 2008 https://doi.org/10.4313/TEEM.2008.9.2.047
  8. J. M. Larson and J. P. Snyder, 'Overview and status of metal S/D Schottky-barrier MOSFET technology', IEEE Transactions on Electron Device, Vol. 53, p. 1048, 2006 https://doi.org/10.1109/TED.2006.871842
  9. H. S. Wong, L. Chan, G. Samudra, and Y. C. Yeo, 'Low schottky barrier height for silicides on n-type Si (100) by interfacial selenium segregation during silicidation', Appl. Phys. Lett., Vol. 93, p. 072103, 2008 https://doi.org/10.1063/1.2970958
  10. M. Sinha, E. F. Chor, and Y. C. Yeo, 'Tuning the schottky barrier height of nickel silicide on p-silicon by aluminum segregation', Appl. Phys. Lett., Vol. 92, p. 222114, 2008 https://doi.org/10.1063/1.2940596
  11. H. S. Wong, L. Chan, G. Samudra, and Y. C. Yeo, 'Effective schottky barrier height reduction using Sulfur or Selenium at the NiSi/n-Si(100) interface for low resistance contacts', IEEE Electron Device Lett., Vol. 28, No. 12, p. 1102, 2007 https://doi.org/10.1109/LED.2007.910003
  12. K. N. Tu, R. D. Thompson, and B. Y. Tsaur, 'Low schottky barrier of rare-earth silicide on n-Si', Appl. Phys. Lett., Vol. 38, No. 8, p. 626, 1981 https://doi.org/10.1063/1.92457
  13. G. P. Lousberg, H. Y. Yu, B. Froment, E. Augendre, A. De Keersgieter, A. Lauwers, M. F. Li, P. Absil, M. Jurczak, and S. Biesemans, 'Schottky barrier height lowering by an increase of the substrate doping in PtSi Schottky barrier source/drain FETs', IEEE Electron Device Lett., Vol. 28, No. 2, p. 123, 2007 https://doi.org/10.1109/LED.2006.889045
  14. M. Jang, Y. Kim, J. Shin, and S. Lee, 'Characterization of erbium-silicided schottky diode junction', IEEE Electron Device Lett., Vol. 26, p. 354, 2005 https://doi.org/10.1109/LED.2005.848074