References
- Pedram, M. and Rabaey, J. M., Power Aware Design Methodologies, Kluwer Academic Publishers, 2002
- A. D. Chandrakasan, et al, 'Low-power CMOS digital design,' IEEE J. Solid-State Circuits, vol. 27, no. 4, pp.473-483, Apr. 1992 https://doi.org/10.1109/4.126534
- Taylor, C. N., Dey, S., and Panigrahi, D., 'Energy/Latency/Image Quality Tradeoffs in Enabling Mobile Multimedia Communication,' Proc. of Software Radio: Technologies and Services, pp. 55-66, 2001
- Im, C., Kim, H., and Ha, S., 'Dynamic Voltage Scheduling Technique for Low-Power Multimedia Applications Using Buffers,' Proc. of International Symposium on Low Power Electronics and Design, pp.34-39, 2001 https://doi.org/10.1145/383082.383090
- Hong, I., Kirovski, D., Qu, G., Potkonjak, M., and Srivastava, M. B., 'Power Optimization of Variable Voltage Core-Based Systems,' Proc. of Design Automation Conference, pp. 176-181, 1998 https://doi.org/10.1109/DAC.1998.10114
- Shin, Y. and Choi, K., 'Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems,' Proc. of Design Automation Conference, pp. 134-139, 1999 https://doi.org/10.1145/309847.309901
- Cao, Y. and Yasuura, H., 'Quality-Driven Design by Bitwidth Optimization for Video Applications,' Proc. of Asia and South Pacific Design Automation Conference. 2003 https://doi.org/10.1109/ASPDAC.2003.1195074
- Cha, H., Oh, J., and Ha, R., 'Dynamic Frame Dropping for Bandwidth Control in MPEG Streaming System,' Multimedia Tools and Applications, Vo1.l9, No.2, pp. 155-178, 2003 https://doi.org/10.1023/A:1022195128444
- Hua, S., Qu, G., and Bhattacharyya, S. S., 'Energy Reduction Techniques for Multimedia Applications with Tolerance to Deadline Misses,' Proc. of Design Automation Conference, pp. 131-136, 2003 https://doi.org/10.1145/775832.775868
- Song, H., Kim, J., and Kuo, C.-C. J., 'Real-Time Encoding Frame Rate Control for H.263+ Video over the Internet,' Signal Processing: Image Communication, Vol.15, No.1-2, pp. 127-148. 1999 https://doi.org/10.1016/S0923-5965(99)00027-2
- Im, C., and Ha, S., 'Dynamic Voltage Scaling for Real-Time Multi-task Scheduling Using Buffers,' Proc. of Conference on Languages, Compilers, and Tools for Embedded Systems, pp. 88-94, 2004 https://doi.org/10.1145/997163.997176
- Burd, T. D., and Brodersen, R. W., 'Design Issues for Dynamic Voltage Scaling,' Proc. of International Symposium on Low Power Electronics and Design, pp.9-14, 2000 https://doi.org/10.1145/344166.344181
- University of British Columbia Image Processing Laboratory, http://www.ee.ubc.ca/image/
- Shin, D., Kim, W., Jeon, J., Kim, J., and Min, S. L., 'SimDVS: An Integrated Simulation Environment for Performance Evaluation of Dynamic Voltage Scaling Algorithms,' Proc. of Workshop on Power-Aware Computer Systems, 2002