• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.21 no.4
• /
• pp.321-328
• /
• 2008

In this paper, variable gain amplifier(VGA) with a gain slope controller has been proposed and verified by circuit simulations and measurements. The proposed VGA has a gain control, gain slope switch and variable gain range. The input source coupled pair with diode connected load is used for VGA gain stage. The gain slope controller with switch can control VGA gain slope. The proposed VGA is fabricated in $0.18{\mu}m$ CMOS process for multi -standard wireless receiver. The proposed two stage VGA consumes min. 2.0 mW to max. 2.6 mW in gain control range and gives input IP3 of -3.77 dBm and NF of 28.7 dB at 1.8 V power supply under -25 dBm, 1 MHz input. The proposed VGA has 37 dB(-16 dB $\sim$ 21 dB) variable gain range, and 8 dB gain range control per 0.3 V control voltage, and can provide variable gain, positive and negative gain slope control, and gain range control. This VGA characteristics provide design flexibility in multi-standard wireless receiver.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.62 no.9
• /
• pp.1234-1239
• /
• 2013

This paper provides a technical review of speed control using variable gain PI algorithm for BLDC(Brushless DC) motor. Usually the PI control is used in many motor applications, but a general PI control has problems of overshooting and disturbance for response. By the change of PI gain in motor control operation, these problems can be solved. To find the optimized PI gains for BLDC motor control, many control methods have been proposed. In this paper, the control algorithm with a variable PI gain is applied to improve overshooting response in transient region and rapid load disturbance rejection. Fixed gain and variable gain PI controls are compared. The validity of the propose method is verified by experiment.

• Transactions of the Korean Society of Mechanical Engineers
• /
• v.19 no.3
• /
• pp.724-730
• /
• 1995

Fixed-gain and variable-gain PID control of tension in the winding section of a simple web transport system were evaluated. An open-loop mathematical model for the web transport system was derived and used for the design of the PID controllers. The winding roll radius is a timevarying parameter in the model. The fixed-gain PID controller designed at a particular instant of time could not meet the desired specifications, whereas the variable-gain PID controller could produce accurate tension control in the winding section. An advantage of the variable-gain control is its simplicity. This approach is easy to implement and shows promise for applications where the time-varying parameters are easily measured.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.31 no.3A
• /
• pp.356-359
• /
• 2006

A monolithic SiGe HBT variable gain driver amplifier(VGDA) with high dB-linear gain control and high linearity has been developed as a driver amplifier with ground-shielded microstrip lines for 5-GHz transmitters. The VGDA consists of three blocks such as the cascode gain-control stage, fixed-gain output stage, and voltage control block. The circuit elements were optimized by using the Agilent Technologies' ADSs. The VGDA was implemented in STMicroelectronics' 0.35${\mu}m$ Si-BiCMOS process. The VGDA exhibits a dynamic gain control range of 34 dB with the control voltage range from 0 to 2.3 V in 5.15-5.35 GHz band. At 5.15 GHz, maximum gain and attenuation are 10.5 dB and -23.6 dB, respectively. The amplifier also produces a 1-dB gain-compression output power of -3 dBm and output third-order intercept point of 7.5 dBm. Input/output voltage standing wave ratios of the VGDA keep low and constant despite change in the gain-control voltage.

• Proceedings of the IEEK Conference
• /
• 2003.07a
• /
• pp.621-624
• /
• 2003

In this paper, two Cascode Low Noise Variable Gain Amplifiers are proposed for wide dynamic range and constant Noise Figure for frequency range of 2.4GHz. Designed Variable Gain Low Noise Amplifier are for Wireless Local Area Network (WLAN) applications. A gain is higher than 17dB and the noise figure is approximately 1.3dB and the input VSWR is better than 2:1.

• Journal of IKEEE
• /
• v.14 no.4
• /
• pp.257-262
• /
• 2010

We design a CMOS front-end with wide variable gain and low power consumption for 5.25 GHz band. To obtain wide variable gain range, a p-type metal-oxide-semiconductor field-effect transistor (PMOS FET) in the low noise amplifier (LNA) section is connected in parallel. For a mixer, single balanced and folded structure is employed for low power consumption. Using this structure, the bias currents of the transconductance and switching stages in the mixer can be separated without using current bleeding path. The proposed front-end has a maximum gain of 33.2 dB with a variable gain range of 17 dB. The noise figure and third-order input intercept point (IIP3) are 4.8 dB and -8.5 dBm, respectively. For this operation, the proposed front-end consumes 7.1 mW at high gain mode, and 2.6 mW at low gain mode. The simulation results are performed using Cadence RF spectre with the Taiwan Semiconductor Manufacturing Company (TSMC) $0.18\;{\mu}m$ CMOS technology.)

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.12
• /
• pp.90-95
• /
• 2014

This paper presents a VHF/UHF-band variable gain low noise amplifier for multi-standard mobile TV tuners. A proposed VHF-band variable gain amplifier is composed of a resistive shunt-feedback low noise amplifier to remove external matching components, a single-to-differential amplifier with input PMOS transcoductors to improve low frequency noise performance, a variable shunt-feedback resistor and an attenuator to control variable gain range. A proposed UHF-band variable gain amplifier consists of a narrowband low noise amplifier with capacitive tuning to improve noise performance and interference rejection performance, a single-to-differential with gm gain control and an attenuator to adjust gain control range. The proposed VHF-band and UHF-band variable gain amplifier were designed in a $0.18{\mu}m$ RF CMOS technology and draws 22 mA and 17 mA from a 1.8 V supply voltage, respectively. The designed VHF-band and UHF-band variable gain amplifier show a voltage gain of 27 dB and 27 dB, a noise figure of 1.6-1.7 dB and 1.3-1.7 dB, OIP3 of 13.5 dBm and 16 dBm, respectively.

• Journal of the Korean Society of Manufacturing Technology Engineers
• /
• v.22 no.4
• /
• pp.755-760
• /
• 2013

The dynamics of the winder roller of a roll-to-roll printing system for printed electronics is a time-varying system because of the variation of the winder roller radius owing to rewinding or unwinding of the web. Therefore, an adaptive control method considering the time-variant characteristics is required for precise tension control. In this study, the variable PID gain method is applied to the actual roll-to-roll system and verified by experiments for unwinder tension control. The required value of the winder roller radius for the application of the variable PID gain is estimated from the measurement of the winder tension and winder motor torque. The simulation results as well as experimental results show that the fixed PID gain control cannot stabilize the tension of the winder roller with varying winder roller radius. On the other hand, the variable PID gain method can control the tension of the winder roller regardless of the winder roller radius.

• Journal of Korea Society of Industrial Information Systems
• /
• v.18 no.5
• /
• pp.1-8
• /
• 2013

This paper presents a variable gain amplifier(VGA) without passive devices. This VGA employes the architecture of current feedback amplifier and variable gain can be achieved by using the GM ratios of two trans-conductance(gm) circuits. To obtain linearity and high gain, it uses current division technique and source degeneration in feedback GM circuits. Input trans-conductance(GM) circuit was biased by using a tunable voltage controller to obtain variable gain. The prototype of the VGA is designed in $0.35{\mu}m$ CMOS technology and it is operating in sub-threshold region for low power consumption. The the gain of proposed VGA is varied from 23dB to 43dB, and current consumption is $2.82{\mu}A{\sim}3{\mu}A$ at 3.3V. The area of VGA is 1$120{\mu}m{\times}100{\mu}m$.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.163-167
• /
• 2000

This paper presents the digital control of single-phase power factor correction(PFC) converter which has the variable gain according to the condition of inner control loop error. Generally the gain of inner current control loop in single-stage PFC converter has a constant magnitude. This has a bad influence on the power factor because current loop doesn't operate smoothly in the condition that input voltage is low In particular a digital controller has more time delay than an analog controller and degrades This drops the phase margin of the total digital PFC system,. It causes the problem that the gain of current control loop isn't increased enough. In addition the oscillation happens in the peak value of the input voltage open loop PFC system gain changes according to ac input voltage. These aspects make the design of the digital PFC controller difficult The digital PFC controller presented in this paper has a variable gain of current control loop according to input voltage. The 1kW converter was used to verify the efficiency of the digital PFC controller.