• Journal of Institute of Control, Robotics and Systems
• /
• v.9 no.5
• /
• pp.354-360
• /
• 2003

For the convenient use of high performance microprocessor in motor control, peripheral devices are needed for converting its control signals to compatible ones for motor drive. Customized devices are not plentiful far these purposes and their functions do not usually satisfied designers specification. The designers used to implement these functions on FPGA or CPLD using hardware description language. Then, in this case unessential programs are needed for control the peripherals. In this paper, a unified device model that links peripheral devices, including especially the pulse width modulation controller and the quadrature encoder interface device, to an interrupt controller is proposed. Advanced functions of peripherals could be achieved by this model and unessential programs can be simplified. Block diagrams and flowcharts are presented to illustrate the advanced functions. This unified device was designed using VHDL. The simulation results were presented to demonstrate the effectiveness of the proposed scheme.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.12 no.2
• /
• pp.162-167
• /
• 2012

This paper describes the design of a high-performance unified SVM classifier circuit. The proposed circuit supports both linear and non-linear SVM classifications. In order to ensure efficient classification, a 48x96 or 64x64 sliding window with 20 window strides is used. We reduced the circuit size by sharing most of the resources required for both types of classification. We described the proposed unified SVM classifier circuit using the Verilog HDL and synthesized the gate-level circuit using 65nm standard cell library. The synthesized circuit consists of 661,261 gates, operates at the maximum operating frequency of 152 MHz and processes up to 33.8 640x480 image frames per second.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.26 no.10
• /
• pp.713-719
• /
• 2013

Power MOSFET operate voltage-driven devices, design to control the large power switching device for power supply, converter, motor control, etc. We have optimal designed planar and trench gate power MOSFET for high breakdown voltage and low on resistance. When we have designed $6,580{\mu}m{\times}5,680{\mu}m$ of chip size and 20 A current, on resistance of trench gate power MOSFET was low than planar gate power MOSFET. The on state voltage of trench gate power MOSFET was improved from 4.35 V to 3.7 V. At the same time, we have designed unified field limit ring for trench gate power MOFET. It is Junction Termination Edge type. As a result, we have obtained chip shrink effect and low on resistance because conventional field limit ring was convert to unify.

• Journal of IKEEE
• /
• v.7 no.2 s.13
• /
• pp.144-155
• /
• 2003

In this paper, a conceptual data model, called the UDM(Unified Data Model), to efficiently represent database structures related with object technology and complex structured data, is proposed. This model integrates major features of modern data models, such as E-R model, Semantic Object Model, and UML, especially from the viewpoint of database design. This model is basically a simplified, but extended version of the Object-Relationship Model, which was proposed to model complex structures of temporal-spatial multimedia data. This model incorporates some of the important semantic and structural information of modern database applications and it is designed to support all of the major logical database models, including relational, object-relational, object-oriented, and (semi-)structured databases. A special diagrammatic technique, called the UDD(Unified Data Diagram), is introduced as a tool for database design. Also, possible ways to derive logical views of data from this unified data model are presented. The proposed model can be utilized as a convenient and practical tool for conceptual database designs.

• Steel and Composite Structures
• /
• v.20 no.3
• /
• pp.571-597
• /
• 2016

A new unified design formula for calculating the composite compressive strength of the axially loaded circular concrete filled double steel tubular (CFDST) short and slender columns is presented in this paper. The formula is obtained from the analytic solution by using the limit equilibrium theory, the cylinder theory and the "Unified theory" under axial compression. Furthermore, the stability factor of CFDST slender columns is derived on the basis of the Perry-Robertson formula. This paper also reports the results of experiments and finite element analysis carried out on concrete filled double steel tubular columns, where the tested specimens include short and slender columns with different steel ratio and yield strength of inner tube; a new constitutive model for the concrete confined by both the outer and inner steel tube is proposed and incorporated in the finite element model developed. The comparisons among the finite element results, experimental results, and theoretical predictions show a good agreement in predicting the behavior and strength of the concrete filled steel tubular (CFST) columns with or without inner steel tubes. An important characteristic of the new formulas is that they provide a unified formulation for both the plain CFST and CFDST columns relating to the compressive strength or the stability bearing capacity and a set of design parameters.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2017.10a
• /
• pp.584-586
• /
• 2017

In this paper we provide a unified crypto core that integrates lightweight symmetric cryptography and authentication. The crypto core implements a unified 128 bit key architecture of PRESENT encryption algorithm and a new lightweight encryption algorithm. The crypto core also consist of an authentication unit which neglects the use of hashing algorithms. Four algorithms are used for authentication which come from the Hopper-Blum (HB) and Hopper-Blum-Munilla-Penado (HB-MP) family of lightweight authentication algorithms: HB, HB+, HB-MP and HB-MP+. A unified architecture of these algorithms is implemented in this paper. The unified cryptosystem is designed using Verilog HDL, simulated with Modelsim SE and synthesized with Xilinx Design Suite 14.3. The crypto core synthesized to 1130 slices at 189Mhz frequency on Spartan6 FPGA device.

• Advances in Computational Design
• /
• v.9 no.1
• /
• pp.1-23
• /
• 2024

Present paper deals with the cost effective design of reinforced concrete building frame employing unified particle swarm optimization (UPSO). A building frame with G+8 stories have been adopted to demonstrate the effectiveness of the present algorithm. Effect of seismic loads and wind load have been considered as per Indian Standard (IS) 1893 (Part-I) and IS 875 (Part-III) respectively. Analysis of the frame has been carried out in STAAD Pro software.The design loads for all the beams and columns obtained from STAAD Pro have been given as input of the optimization algorithm. Next, cost optimization of all beams and columns have been carried out in MATLAB environment using UPSO, considering the safety and serviceability criteria mentioned in IS 456. Cost of formwork, concrete and reinforcement have been considered to calculate the total cost. Reinforcement of beams and columns has been calculated with consideration for curtailment and feasibility of laying the reinforcement bars during actual construction. The numerical analysis ensures the accuracy of the developed algorithm in providing the cost optimized design of RC building frame considering safety, serviceability and constructional feasibilities. Further, Monte Carlo simulations performed on the numerical results, proved the consistency and robustness of the developed algorithm. Thus, the present algorithm is capable of giving a cost effective design of RC building frame, which can be adopted directly in construction site without making any changes.

• International Journal of Control, Automation, and Systems
• /
• v.3 no.2
• /
• pp.159-165
• /
• 2005

This paper designs observers for matrix second-order linear systems on the basis of generalized eigenstructure assignment via unified parametric approach. It is shown that the problem is closely related with a type of so-called generalized matrix second-order Sylvester matrix equations. Through establishing two general parametric solutions to this type of matrix equations, two unified complete parametric methods for the proposed observer design problem are presented. Both methods give simple complete parametric expressions for the observer gain matrices. The first one mainly depends on a series of singular value decompositions, and is thus numerically simple and reliable; the second one utilizes the right factorization of the system, and allows eigenvalues of the error system to be set undetermined and sought via certain optimization procedures. A spring-mass system is utilized to show the effect of the proposed approaches.

• The Journal of Society for e-Business Studies
• /
• v.7 no.3
• /
• pp.139-158
• /
• 2002

Most of companies related to the area of B2B electronic commerce are making their efforts to innovate their existing business process into new designed process. XML-based electronic data interchange has potential to impact on reshaping the traditional EDI systems. This study intends to suggest a prototype of XML-based electronic data interchange using unified modeling language, with a case study applied in Korean automobile industry. In order to accomplish the research objectives, we employed UML as its standard modeling language, In this study, four diagramming techniques such as use case diagram, sequence diagram, class diagram, component diagram among eight modeling techniques are used for analyzing hierarchical business process. As a result of applying UML methodology, we design and develop XML/EDI applications efficiently. Our field test applied to Korean automobile industry shows that data modeling to design XML application using UML is better than existing methodologies in representing object schema of XML data and in extension and interoperability of systems.

• Journal of Institute of Control, Robotics and Systems
• /
• v.6 no.2
• /
• pp.121-126
• /
• 2000

In the fast sampling limit the delta operator model tends to the analog system model. This fundamental property of the delta operator model unifies continuous and discrete time control system. In this paper we study robust linear optimal model following servo system in the presence of disturbances and parameter perturbations. A technique to directly design the generalized differential operator based unified control system that covers both differential operator based continuous time and delta operator based discrete time case is presented. The quadratic criterion function for a linear system is used to design the robust unified servo control system The characteristics of the proposed servo system are analysed and simulated to verify the robustness.