• Title/Summary/Keyword: time-switching

Search Result 1,904, Processing Time 0.048 seconds

Improved Switching Properties of Sb-doped Ge-Se-Te Material (Sb-doping에 의한 Ge-Se-Te의 개선된 스위칭 특성)

  • Chung, Hong-Bay;Nam, Ki-Hyun;Koo, Sang-Mo
    • Proceedings of the KIEE Conference
    • /
    • 2009.07a
    • /
    • pp.1260_1261
    • /
    • 2009
  • A detailed investigation and structure of tested samples are clearly presented. As a reference, $Ge_1Se_1Te_2$/Sb only sample was also investigated. We used compound of Ge-Se-Te material for phase-change cell. Actually, the performance properties have been improved surprisingly then conventional Ge-Sb-Te. However, crystallization time was as long as ever for amorphization time. We conducted this esperiment in order to solve that problem by doping-Sb.

  • PDF

속산 시뮬레이션에 의한 ATM 텔레트래픽 연구

  • 국광호;이창호;오창환;강성렬
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 1996.04a
    • /
    • pp.553-556
    • /
    • 1996
  • The cell loss probability recommended in the B-ISDN is in the range of 10$^{-8}$ ~ 10$^{-12}$ . When a simulation technique is used to analyze the performance of the ATM switching system, an enormous amount of computer time is required. In this study, we derive an importance sampling simulation technique that can be used to evaluate the loss probability obtained by the importance sampling simulation is very close to that obtained by the ordinary simulation and the computer time can be reduced drastically by the importance sampling simulation.

  • PDF

A New PWM Method and its Implementation for a 3-Level Inverter Considering DC-Link Voltage Balancing and Minimum ON/Off Time (DC-링크 전압균형과 소자의 최소 온/오프 시간을 고려한 3-레벨 인버터의 PWM 기법 및 구현)

  • 이요한;현동석
    • Proceedings of the KIPE Conference
    • /
    • 1998.07a
    • /
    • pp.35-38
    • /
    • 1998
  • In this paper, we present a new SVPWM strategy for a 3-level inverter. This SVPWM method is easily implemented without switching table like SVPWM. In addition, with proposed method, we can also keep the voltage balancing of DC-link capacitors and guarantee minimum on/off time of the devices. The principle of the proposed SVPWM method is described in detail, and its implementation method is also proposed. The usefulness of the proposed SVPWM method is verified through the simulation using MATLAB/Simulink.

  • PDF

Sliding Mode Controller with Enhanced Performance Using Time-Varying Surface and Fuzzy Logic

  • Park, Chang-Woo;Park, Soon-Hyung;Park, Mignon
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 2000.05a
    • /
    • pp.51-54
    • /
    • 2000
  • In variable structure control algorithm, sliding mode makes the closed loop system insensitive to modelling uncertainties and external disturbances. However due to imperfections in switching, the system trajectory chatters, which is very undesirable. And the insensitivity property of a sliding mode controller is present only when the system is in the sliding mode. To overcome these shortcomings, in this paper, new sliding mode control algorithm using time-varying sliding surface and fuzzy PI structrue is proposed.

  • PDF

An Efficient Coarse Tuning Scheme for Fast Switching Frequency Synthesizer in PHS Applications (PHS 어플리케이션에서의 빠른 스위칭 주파수 합성기를 위한 효율적인 Coarse Tuning 방법)

  • Park Do-Jin;Jung Sung-Kyu;Kim Jin-Kyung;Pu Young-Gun;Jung Ji-Hoon;Lee Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.9 s.351
    • /
    • pp.10-16
    • /
    • 2006
  • This paper presents a fast switching CMOS frequency synthesizer with a new coarse tuning scheme for PHS applications. The proposed coarse tuning method selects the optimal tuning capacitances of the LC-VCO to optimize the phase noise and the lock-time. The measured lock-time is about $20{\mu}s$ and the phase noise is -121dBc/Hz at 600kHz offset. This chip is fabricated with $0.25{\mu}m$ CMOS technology, and the die area is $0.7mm{\times}2.1mm$. The power consumption is 54mW at 2.7V supply voltage.

Splay Elastic Constants Dependent Electro-Optic Characteristics of the Fringe Field Switching (FFS) Mode using the Liquid Crystal with Positive Dielectric Anisotropy (양의 액정을 이용한 FFS모드에서 Splay Elastic Constant에 따른 전기-광학적 특성 연구)

  • Jung, Jun-Ho;Park, Ji-Woong;An, Young-Joo;Kim, Mi-Young;Lee, Hee-Kyu;Lee, Seung-Eun;Lee, Seung-Hee
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.469-470
    • /
    • 2008
  • We have studied electro-optic characteristics as a function of splay elastic constants ($K_{11}$) in the fringe-field switching (FFS) mode using the LC with positive dielectric anisotropy. When $K_{11}$ is increased from 7.7pN to 11.7pN, a maximum transmittance is slightly increased and rising time become a little bit fast. However, operating voltage and threshold voltage is independent. In opposition to rising time, decay time is not affected by $K_{11}$. We already know that $K_{11}$ affects tilt angle of liquid crystals. Therefore, on the occasion of high $K_{11}$, liquid crystals are mainly affected by twist deformation because the higher $K_{11}$, the less tilt angle. In the FFS device, high $K_{11}$ is favorable to reduce tilt angle in on state and thus improve rising response time.

  • PDF

An Analysis on the Burst Assembly Schemes in the Optical Burst Switched Networks. (광 버스트 스위칭 네트워크에서의 버스트 어셈블리의 성능 비교 및 분석)

  • Park Dong-Hee;Yoo Myungsik
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.1B
    • /
    • pp.109-116
    • /
    • 2004
  • Optical Burst Switching (OBS) technology has drawn much attention as a promising solution for IP/WDM networks. OBS has the features such as the offset time, the delayed reservation and the burst assembly. In particular, the burst assembly, which assembles IP packets into the data bursts, has a great impact on the performance of OBS network. In this paper, we compare the performance of three different burst assembly schemes and investigate their impact on the performance of OBS network.

Energy-efficient Low-delay TDMA Scheduling Algorithm for Industrial Wireless Mesh Networks

  • Zuo, Yun;Ling, Zhihao;Liu, Luming
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.6 no.10
    • /
    • pp.2509-2528
    • /
    • 2012
  • Time division multiple access (TDMA) is a widely used media access control (MAC) technique that can provide collision-free and reliable communications, save energy and bound the delay of packets. In TDMA, energy saving is usually achieved by switching the nodes' radio off when such nodes are not engaged. However, the frequent switching of the radio's state not only wastes energy, but also increases end-to-end delay. To achieve high energy efficiency and low delay, as well as to further minimize the number of time slots, a multi-objective TDMA scheduling problem for industrial wireless mesh networks is presented. A hybrid algorithm that combines genetic algorithm (GA) and simulated annealing (SA) algorithm is then proposed to solve the TDMA scheduling problem effectively. A number of critical techniques are also adopted to reduce energy consumption and to shorten end-to-end delay further. Simulation results with different kinds of networks demonstrate that the proposed algorithm outperforms traditional scheduling algorithms in terms of addressing the problems of energy consumption and end-to-end delay, thus satisfying the demands of industrial wireless mesh networks.

A Single Inductor Dual Output Synchronous High Speed DC-DC Boost Converter using Type-III Compensation for Low Power Applications

  • Hayder, Abbas Syed;Park, Hyun-Gu;Kim, Hongin;Lee, Dong-Soo;Abbasizadeh, Hamed;Lee, Kang-Yoon
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.4 no.1
    • /
    • pp.44-50
    • /
    • 2015
  • This paper presents a high speed synchronous single inductor dual output boost converter using Type-III compensation for power management in smart devices. Maintaining multiple outputs from a single inductor is becoming very important because of inductor the sizes. The uses of high switching frequency, inductor and capacitor sizes are reduced. Owing to synchronous rectification this kind of converter is suitable for SoC. The phase is controlled in time sharing manner for each output. The controller used here is Type-III, which ensures quick settling time and high stability. The outputs are stable within $58{\mu}s$. The simulation results show that the proposed scheme achieves a better overall performance. The input voltage is 1.8V, switching frequency is 5MHz, and the inductor used is 600nH. The output voltages and powers are 2.6V& 3.3V and 147mW &, 230mW respectively.