• 제목/요약/키워드: time amplifier

검색결과 459건 처리시간 0.025초

A Design of Vernier Coarse-Fine Time-to-Digital Converter using Single Time Amplifier

  • Lee, Jongsuk;Moon, Yong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제12권4호
    • /
    • pp.411-417
    • /
    • 2012
  • A Coarse-Fine Time-to-Digital Converter (TDC) using the single time amplifier is proposed. A vernier delay line is used to overcome process dependency and the 2-stage time amplifier is designed to have high resolution by increasing the gain of the time amplifier. Single time amplifier architecture reduces the silicon area of the TDC and alleviates mismatch effect between time amplifiers. The proposed TDC is implemented in $0.18{\mu}m$ CMOS process with the supply voltage of 1.8 V. The measured results show that the resolution of the TDC is 0.73 ps with 10-bit digital output, although highend process is not applied. The single time amplifier architecture reduces 13% of chip area compared to previous work. By reducing the supply voltage, the linearity of the TDC is enhanced and the resolution is decreased to 1.45 ps.

마이크로파대용 선형 전력증폭기의 효율개선에 관한 연구 (Study on the improved efficiency of Microwave linear Power amplifier)

  • 부종배;김갑기
    • 한국정보통신학회논문지
    • /
    • 제10권11호
    • /
    • pp.1934-1939
    • /
    • 2006
  • 현재의 디지털 통신 시스템은 매우 다양한 디지털 변조 방식을 채택하고 있다. 이러한 통신 시스템에서는 인접 채널에 대한 간섭을 최대한 줄이기 위해서 필연적으로 선형 전력증폭기를 요하며 동시에 높은 효율의 전력증폭기가 요구된다. 본 논문에서는 선형성 및 효율이 동시에 개선되는 방식의 Doherty전력 증폭기를 시뮬레이션 최적화 기법을 통해 설계하고 동시에 시뮬레이션을 통해 설계한 평형 전력 증폭기의 결과와 비교하여 효율이 20% 선형성이 10dB 개선됨을 보였다.

Pulsed Power Amplifier를 위한 고속 스위칭 회로 설계 (Design of High Speed Switching Circuit for Pulsed Power Amplifier)

  • 이희민;홍성용
    • 한국전자파학회논문지
    • /
    • 제19권2호
    • /
    • pp.174-180
    • /
    • 2008
  • 전원을 on/off하는 스위칭 방식을 이용한 펄스 증폭기는 입력 신호를 변조하는 방식에 비해 효율 및 잡음 특성이 우수하며, 입력단에 별도의 펄스 변조기가 필요 없어 회로가 간단하다. 현재 스위칭 방식의 펄스 증폭기는 스위칭 회로의 특성 상 rise 시간에 비해 fall 시간이 길어지는 단점이 있다. 본 논문에서는 fall 시간을 개선한 스위칭 회로를 제안하였다. 펄스 증폭기에 제안한 스위칭 회로를 적용하여 측정한 결과, 펄스 출력이 27 dBm에서 rise/fall 시간이 각각 5.7 ns, 21.9 ns인 결과를 얻었다.

DC증폭기의 설계방법에 관한 연구 (A Study on the Design of DC Amplifier)

  • 이종각
    • 대한전자공학회논문지
    • /
    • 제12권2호
    • /
    • pp.43-46
    • /
    • 1975
  • 쵸퍼형DC증폭기의 AC증폭기의 인력신호는 일련의 단형연이다. 따라서 이 때의 AC증폭기의 동작은 정장파신호에 대한 그것과 큰 차이가 있다. 본 논문은 단형파에 대한 AC증폭기의 각단에서의 파형의 찌그러짐에 대한 해석을 하여 쵸퍼용AC증폭기의 설계상의 문제점을 고찰한 것이다. 각증폭단의 시정수가 동일한 경우에는 각단의 신호파형은 모두 지수감쇠속형파로 되며, 시정수가 다를 경우에는 여러개의 지수감쇠구형파의 합성파로 된다. In a chopper amplifier the input signal of the AC amplifier is a train of square-waves. In the rase of square-wave the operatiom of AC amplifier is much different from that of ordinary sinusoidal wave. In this paper for the purpose of contributing to the design of chopper amplifier destortions of waveforms in the amplifier were investigated. When the time constant of each stage is equal the waveform in each stave apppears as square wave whose top is exponentially decaying. And when each stave has different time constant the waveform in n-th stage is composed of n-square waves whose tops are exponentially decaying.

  • PDF

Reliability Evaluation of RF Power Amplifier for Wireless Transmitter

  • Choi, Jin-Ho
    • Journal of information and communication convergence engineering
    • /
    • 제6권2호
    • /
    • pp.154-157
    • /
    • 2008
  • A class-E RF(Radio Frequency) power amplifier for wireless application is designed using standard CMOS technology. To drive the class-E power amplifier, a class-F RF power amplifier is used and the reliability characteristics are studied with a class-E load network. The reliability characteristic is improved when a finite-DC feed inductor is used instead of an RF choke with the load. After one year of operating, when the load is an RF choke the output current and voltage of the power amplifier decrease about 17% compared to initial values. But when the load is a finite DC-feed inductor the output current and voltage decrease 9.7%. The S-parameter such as input reflection coefficient(S11) and the forward transmission scattering parameter(S21) is simulated with the stress time. In a finite DC-feed inductor the characteristics of S-parameter are changed slightly compared to an RF-choke inductor. From the simulation results, the class-E power amplifier with a finite DC-feed inductor shows superior reliability characteristics compared to power amplifier using an RF choke.

Real-time Adaptive Polarization Control in a Non-PM Fiber Amplifier

  • Kyuhong, Choi;Jinju, Kim;Dal Yong, Lee;Changsu, Jun
    • Current Optics and Photonics
    • /
    • 제7권1호
    • /
    • pp.33-37
    • /
    • 2023
  • Real-time adaptive control of laser output polarization is presented in a 10-W-level non-polarization-maintaining (non-PM) fiber amplifier. While the output polarization from a non-PM fiber amplifier tends to be irregular, depending on output power, time, and perturbation, closed-loop polarization control can maintain the polarization extinction ratio at higher than 20 dB. Real-time polarization control can attain the target linear polarization mostly within 1.4-25 ms and shows stability against external perturbations. This approach can satisfy both linear polarization and high output power in a non-PM amplifier, and facilitates optimization of laser performance and maintenance-free operation.

A multi-point sense amplifier for embedded SRAM

  • 장일관;김진국;이승민;곽계달
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 1998년도 하계종합학술대회논문집
    • /
    • pp.526-529
    • /
    • 1998
  • This paper describes new sense amplifier with fast sensing delay time of 0.54ns and 32kb CMOS embedded SRAM with 4.67ns access time for a 3-V powr supply. It was achieved using the sense amplifier with multiple point sensing scheme and high speed bit-line scheme. The sense amplifier saves 25% of the power dissipation compared with the conventional one while maintaining a very short sensing delay. The SRAM uses 0.5.mu.m double-polysilicon and triplemetal CMOS process technology. A die size is 1.78mm*2.13mm.

  • PDF

A Multi-Point Sense Amplifier and High-Speed Bit-Line Scheme for Embedded SRAM

  • Chang, Il-Kwon;Kwack, Kae-Dal
    • Journal of Electrical Engineering and information Science
    • /
    • 제3권3호
    • /
    • pp.300-305
    • /
    • 1998
  • This paper describes new sense amplifier with fast sensing delay time of 0.54ns and 32kb CMOS embedded SRAM with 4.67 ns access time for a 3-V power supply. It was achieved using the sense amplifier with multiple point sensing scheme and highs peed bit-line scheme. The sense amplifier saves 25% of the power dissipation compared with the conventional one while maintaining a very short sensing delay. The SRAM uses 0.5m double-polysilicon and triple-metal CMOS process technology. A die size is 1.78${\times}$mm2.13mm.

  • PDF

금속펄스 선형증폭기의 빠른 입력펄스에 대한 이득안정도에 관한 연구 (Sinusoidal A Study on the gain Stability of the Feedback Linear Pulse Amplifiers for Fast Pulse Input)

  • 이병선
    • 대한전자공학회논문지
    • /
    • 제11권3호
    • /
    • pp.1-14
    • /
    • 1974
  • 귀환 펄스 선형증폭기에 단계전압과 방사능검출기에서 나오는 펄스 전압이 인가되었때 경우의 이득안정도에 관하여 해석검토 하였다. 방사능 검출기의 일부를 이루고 있는 광전증배관의 양극회로에서 형성되는 파형을 나타내는 식을 유도 하였으며 귀환 증폭기가 하나의 시정수와 두 개의 시정수를 가졌을 경우에 관하여 해석하였고 이 들을 비교 검토하였다. 이들 빠른 입력펄스전압이 귀환증폭기에 인가되면 출력전압의 선형도와 안정도는 증폭기의 rise time와, 2∼3배가 경과하여야 귀환효과가 나타난다. 이 제한을 줄이기 위하여는 귀환증폭기의 rise time을 계측할려는 입력 펄스의 폭보다 적도록 설계하여야 한다는 것을 증명하였다. 이상의 이론은 선형증폭기의 기본증폭단으로 설계된 고렬전압 귀환증폭단에도 그대로 적용굴을 보였으며 이 증폭단의 입력저항이 적을수록 이득안정도가 좋아짐을 보였다.

  • PDF

Software-based Simple Lock-in Amplifier and Built-in Sound Card for Compact and Cost-effective Terahertz Time-domain Spectroscopy System

  • Yu-Jin Nam;Jisoo Kyoung
    • Current Optics and Photonics
    • /
    • 제7권6호
    • /
    • pp.683-691
    • /
    • 2023
  • A typical terahertz time-domain spectroscopy system requires large, expensive, and heavy hardware such as a lock-in amplifier and a function generator. In this study, we replaced the lock-in amplifier and the function generator with a single sound card built into a typical desktop computer to significantly reduce the system size, weight, and cost. The sound card serves two purposes: 1 kHz chopping signal generation and raw data acquisition. A unique software lock-in (Python coding program to eliminate noise from raw data) method was developed and successfully extracted THz time-domain signals with a signal-to-noise ratio of ~40,000 (the intensity ratio between the peak and average noise levels). The built-in sound card with the software lock-in method exhibited sufficiently good performance compared with the hardware-based method.