• 조명전기설비학회논문지
• /
• 제20권9호
• /
• pp.103-109
• /
• 2006

This research is contents about output characteristic of optic current sensor that use faraday effect. optic current sensor used in an experiment is consisted of three parts.(1) Source of light used laser diode of 1310[nm].(2) Sensor section manufactured circularly according to gas insulated switchgear. And $9/125[{\mu}m]$ standard single mode optical fiber for communication was installed winding 20 [turn] on sensor section core surroundings of diameter 31 [cm].(3) Electrical signal of PD(Photo detector) is collected using NI company's 16bit DAQ board via terminal block. Collected data analyzed by different three signal processing methods. NI company's $Labview^{TM}$ was used to signal processing software. As a result, In signal processing of optic current sensor, we could know that noise greatly more influences the error generation than fluctuation of light intensity. also, 1 class CT(current transformer) manufacture that have error rate less than 1[%] was available by removing these

• 한국전자통신학회논문지
• /
• 제3권2호
• /
• pp.79-85
• /
• 2008

다양한 무선통신 방식이 출현함에 따라 배터리 수명과, 저전력 동작이 중요시되면서 무선 통신용 LSI는 SI circuit을 이용하는 analog current-mode signal processing을 주목하고 있다. 그러나 SI (Switched-Current) circuit을 구성하는 current memory는 clock-feedthrough의 문제점을 갖는다. 본 논문에서는 current memory의 문제점인 clock-feedthrough의 일반적인 해결방안으로 CMOS switch의 연결을 검토하고, current memory 성능 개선의 설계방안을 제안하기 위하여 CMOS switch 간의 width의 관계를 도출하고자 한다. Simulation 결과, memory MOS의 width가 20um, input current와 bias current의 ratio가 0.3, CMOS switch nMOS의 width가 2~6um일 경우에 CMOS switch 간의 width는 $W_{Mp}=5.62W_{Mn}+1.6$의 관계로 정의되고, CMOS switch nMOS의 width가 6~10um일 경우에 CMOS switch 간의 width는 $W_{Mp}=2.05W_{Mn}+23$의 관계로 정의되는 것을 확인하였다. 이 때 정의된 MOS transistor의 관계는 memory MOS의 성능향상을 위한 설계에 유용한 지침이 될 것으로 기대된다.

• 한국안전학회지
• /
• 제27권6호
• /
• pp.48-53
• /
• 2012

This paper is purposed to develop portable electric instrument to select NI-9223(National instrument comp.) and clamp meter(HIOKI comp.), which can be used in developing electric instrument, to detect leakage current(ZCT) and current(CT) signals. In this paper, The electric instrument that can interface with current and leakage current instrument(HIOKI 9283), is developed by NI-9223 of NI comp.. HIOKI clamp meter can measure current signals certainly by high-sensitivity of 10 ${\mu}A$ resolution(leakage current : at 10 mA range) and current 1~200A range. The NI-9223 use four 16-bit analog-to-digital converters(ADCs) for true simultaneous sampling at up to 1 MS/s per channel. NI-9223 can synchronize all analog input modules installed in the same chassis to share the same start clock and/or sample clocks. The monitoring program is developed by SignalExpress of LabVIEW. The monitoring program are developed to analyze at simultaneous sampling on electrical signals such as leakage current(ZCT) and current(CT). The developed system verification tests were conducted, and portable electric instrument can be used in place which requires analysis of the actual electrical signal.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2000년도 하계학술대회 논문집 B
• /
• pp.1267-1269
• /
• 2000

New switching signal pattern for four switches is proposed to prevent the shortage of PWM ac choppers. In the proposed technique, four signals to four power switches are generated without current transformer, while the conventional technique requires sensing the polarity of input voltage by voltage comparator and checking the direction of input current by the current transformer. The signal circuit built by the proposed technique is simple, and reduces also the switching loss.

• 융합신호처리학회논문지
• /
• 제8권3호
• /
• pp.171-177
• /
• 2007

본 논문에서는 PFOCS 형태의 전력기기용 고안정성 광섬유 CT 센서에 활용할 수 있는 광 신호처리기를 설계/구현하고 그 특성에 대하여 논의하였다. 본 논문에서 제작한 광 신호처리기는 PFOCS를 구성하는 광 부품에서 발생되는 광 손실이나 편광변화로 인한 출력 광의 강도 변화로 발생하는 측정 전류 오차를 줄이기 위해 사용된다. 또한, 광 신호처리기는 광전 변환부, 아날로그 신호처리부, 레벨 시프트 및 마이크로프로세서로 구성된 실시간 계측제어부를 일원화하여 소형/경량으로 제작되었다. 제작된 광 신호처리기의 특성 실험은, 전광섬유 소자로 구성된 PFOCS를 이용하여, 632.8nm 파장의 광원과 권선수가 약 1500인 솔레노이드에 전류를 인가해 $0{\sim}7,500A$의 범위에 대하여 수행하였다. 그 결과, 측정 전류의 선형성 오차는 1,000A에서 7,000A 범위에서 최대 1.7%미만, 평균 오차는 약 0.3% 미만으로 양호한 선형성을 보였다.

• 한국산업정보학회논문지
• /
• 제21권4호
• /
• pp.43-53
• /
• 2016

본 논문에서는 선반가공에서 모터전류 신호를 이용하여 공구 파손을 감지하는 연구를 수행하였다. 본 연구에서는 먼저, 다양한 환경 변화에 대한 모터 전류 신호의 특성을 명확하게 파악하기 위해 신뢰성을 갖고 있는 절삭력과 모터전류 사이의 상관관계를 분석하였으며, 이를 기준으로 하여 공구파손시의 모터 전류 신호에 대해 분석하였다. 다양한 가공 실험을 통하여 절삭조건 변화에 따른 절삭력 신호와 주축 모터전류 신호의 정적 성분에 대한 상관관계를 분석하였다. 그 결과 절삭력과 모터전류 사이에 비례관계가 존재한다는 것을 알 수 있었으며, 이를 통해 모터 전류 신호만으로도 공구 파손을 감지 할 수 있을 것으로 판단하였다. 한편, 다양한 공구 파손 실험을 통해 절삭력과 모터전류 신호 사이에도 높은 상관관계가 존재함을 확인하였다. 이러한 공구파손 신호와 일반적인 선반가공의 가공신호를 분류하기 위해 본 논문에서는 새로운 방식의 감지 방법을 제시하였다. 제시한 분류 방법에 대해 여러 차례에 걸친 검증을 통해 공구파손 감지를 위한 모터 전류신호의 감지 신뢰성을 평가하였다.

• Journal of Magnetics
• /
• 제14권2호
• /
• pp.97-100
• /
• 2009

A new eddy current testing probe was developed to separate the eddy current signal distortion caused by permeability variation clusters and ordinary defects created in steam generator tubes. Signal processing circuits were inserted into the probe to increase the signal-to-noise ratio and allow digital signal transmission. The new probe could measure and separate the magnetic phases created in the steam generator tubes in the operating environment of a nuclear power plant. Furthermore, the new eddy current testing probe can measure the defects in steam generator tubes as rapidly as a bobbin probe with enhanced testing speed and reliability of defect detection.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2000년도 추계종합학술대회
• /
• pp.263-266
• /
• 2000

In this paper, we formed a transmitter and receiver by using two identical Chua's circuits and then formed wireless transmission line from the channel which was between those two circuits. We proposed a secure communication method in which the desired information signal was synthesized with the chaos signal created in a Chua's circuit and sent to the transmitter through channel. Then the signal was demodulated receiver of Chua's circuit. The method we used to accomplish the sun communication was synthesizing the desired information with the chaos circuit by parallel connection in a wireless transmission line. After transmitting the synthesized signal to the wireless transmission line, we confirmed the actuality of the secure communication by separating the information signal and the chaos signal in the receiver. In order to confirm the security, we compared the wiretapped signal and the recovery signal under the assumption that the wiretapping had taken place. In order to separate the two signals, we transformed the information signal to a current source in the transmitter and detected the current in the receiver.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2000년도 춘계종합학술대회
• /
• pp.238-241
• /
• 2000

In this paper, we formed a transmitter and receiver by using two identical Chua's circuits and then formed wireless transmission line from the channel which was between those two circuits. We proposed a secure communication method in which the desired information signal was synthesized with the chaos signal created in a Chua's circuit and sent to the transmitter through channel. Then the signal was demodulated receiver of Chua's circuit. The Method we used to accomplish the secure communication was synthesizing the desired information with the chaos circuit by parallel connection in a wireless transmission line. After transmitting the synthesized signal to the wireless transmission line, we confirmed the actuality of the secure communication by separating the information signal and the chads signal in the receiver. In order to confirm the security, we compared the wiretapped signal and the recovery signal under the assumption that the wiretapping had taken place. In order to separate the two signals, we transformed the information signal to a current source in the transmitter and detected the current in the receiver.

• ETRI Journal
• /
• 제35권1호
• /
• pp.158-161
• /
• 2013

This letter proposes a low-power current-steering digital-to-analog converter (DAC). The proposed DAC reduces the clock power by cutting the clock signal to the current-source cells in which the data will not be changed. The 10-bit DAC is implemented using a $0.13-{\mu}m$ CMOS process with $V_{DD}$=1.2 V. Its area is $0.21\;mm^2$. It consumes 4.46 mW at a 1-MHz signal frequency and 200-MHz sampling rate. The clock power is reduced to 30.9% and 36.2% of a conventional DAC at 1.25-MHz and 10-MHz signal frequencies, respectively. The measured spurious free dynamic ranges are 72.8 dB and 56.1 dB at 1-MHz and 50-MHz signal frequencies, respectively.