• Proceedings of the IEEK Conference
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 II
• /
• pp.1149-1152
• /
• 2003

Now a days, many different kinds of display technologies such as Liquid Crystal Display (LCD), Organic Light Emitting Diode (OLED), and Liquid Crystal On Silicon (LCOS) are designed. And these display technologies will be used in many application products like High Definition Televisions (HDTVs) or mobile devices. In this paper, pattern generation circuit for display test is proposed. The proposed circuit will be embedded in the control circuit of display chip. Two differenct kinds of patterns is generated by the circuit. One is block pattern for color test, and the other is line pattern for pixel test. The shape of test pattern is determined by the values of registers in pattern generation circuit. The circuit is designed using Verilog HDL RTL code.

• Journal of Fashion Business
• /
• 제11권6호
• /
• pp.1-10
• /
• 2007

The purpose of this study was to provide a blouse pattern of high school girls' uniform for production of good silhouette and fitness blouse as well as functionality. In this study, we compared blouse patterns of high school girls' uniform made in the three brands of higher market share being compared. The blouse was the most common design of high school girls' uniforms being sold. In addition, we compared characteristics of appearance and functionality of blouse patterns by the wearing test. Based on the results of pattern comparison and wearing test of the blouses, the new blouse pattern for high school girls' uniform was developed. The results of the wearing test for appearance showed that the developed blouse obtained statistically higher ratings than the existing brands in almost items. The results of the wearing test for functionality of the developed blouse showed that items related with sleeve cap were evaluated a rating below 3. In order to improve functionality, the developed blouse pattern was changed that the sleeve cap was lowered by 0.5cm and the sleeve breadth increased by 1cm. The drafting of the new blouse pattern was developed.

• The Journal of the Society of Korean Medicine Diagnostics
• /
• 제14권1호
• /
• pp.70-78
• /
• 2010

Objectives : To qualify or enhance the diagnostic ability of students in Oriental Medicine, so called standardized patients are ideal modality, but because it's a man-based method, more convenient tools are required. Computer-based diagnostic ability test program gives effective way for the very purpose. So we made a pilot software evaluating Pattern Identification ability in Oriental Medicine. Methods and Materials : The pilot software was coded with Microsoft's EXCEL VBA. 87 names of Zheng (Symptom Pattern) and 674 names of symptom (including some signs) are adopted from the former standardization works conducted by Korean Institute of Oriental Medicine (KIOM) in 1996. Results : Compared with some manned modalities to test Pattern Identification ability, the test by this software shows superiority in convenience and objectivity. Conclusion : This software is world's first program to perform computer-based evaluation of Pattern Identification in Oriental Medicine, and it gives effective way to complement both written test and manned clinical performance test (CPX).

• Journal of the Korean Society of Clothing and Textiles
• /
• 제30권2호
• /
• pp.207-220
• /
• 2006

The purpose of the study is to develop the basic pattern of casual jacket for men aged between 25 and 34. Compared to the tailored jackets, casual jackets are designed much more diverse form depending on the target customer, price range and moreover fashion trend. Therefore in order to reduce the cost and time of developing new style, pattern draft from the basic pattern is better approach rather than develop each style form the measurements every time. For men's casual jacket pattern draft, the basic pattern of fit and comfort was developed through following research procedures. 173 men were surveyed about their habit of buying and wearing of casual jackets. MDs and pattern designers of 10 casual wear brands for men were interviewed. As a starting point, 3 different basic patterns were selected. 2 patterns were from the 2 interviewed brands and the last one was the pattern of ESMOD. The 3 patterns were studied by means of comparing measurements and general styling. As a results it was found that the pattern of S brand is featuring I silhouette, the pattern of K brand is featuring H silhouette and the pattern of ESMOD is featuring Y silhouette. The results of wearing test showed that the pattern of S brand is the best among the three. They were to add ease around the chest line and waist line, to relocate the waist line and the break point, to increase the jacket length and upper arm width. The improved pattern was made of polyester for the wearing test. The wearing test showed developed pattern was improved significantly. To verify the use of developed basic pattern, two buttoned single jacket was made.

• Proceedings of the IEEK Conference
• /
• 대한전자공학회 2001년도 하계종합학술대회 논문집(2)
• /
• pp.125-128
• /
• 2001

In this paper, we propose a low power Scan-based Built-ln Self Test based on circuit partitioning and pattern suppression using modified test control unit. To partition a CUT(Circuit Under Testing), the MHPA(Multilevel Hypergraph Partition Algorithm) is used. As a result of circuit partition, we can reduce the total length of test pattern, so that power consumptions are decreased in test mode. Also, proposed Scan-based BIST architecture suppresses a redundant test pattern by inserting an additional decoder in BIST control unit. A decoder detects test pattern with high fault coverage, and applies it to partitioned circuits. Experimental result on the ISCAS benchmark circuits shows the efficiency of proposed low power BIST architecture.

• Journal of the Semiconductor & Display Technology
• /
• 제2권4호
• /
• pp.1-7
• /
• 2003

In this paper, we design the pattern generator circuits using PLDs(Programmable Logic Devices). The pattern generator is the circuit which generates the test pattern signal for the inspection of logical defects of semiconductor products. The proposed circuits are designed by the PLD design tool(MAX+ II of ALTERA). Also the designed circuits are simulated for the verification of the designed ones. The simulation results have a good performance.

• The Research Journal of the Costume Culture
• /
• 제17권1호
• /
• pp.15-27
• /
• 2009

The purpose of this study was to find texture which suitable for the acryl knitted jacket of women in the middle age. The study was carried out 2 parts. The first part was to choose the pattern fitted in the body shape of women in the middle age, and the second part was wearing test with 3 different textured acryl knitted jacket(half milano, milano, jacquard). The usable data of the test were coded for further statistical analysis including descriptive statistics (frequency and one way-ANOVA test, Student-Newman-Keuls Multiple Range Test) by using SPSSWIN 12.0. The results were as follows: It was found that first evaluation for the appearance test on fitness, pattern B(Brand: Morado) were better than the rest of them(pattern A: Trieste, pattern C: Escalier). It was found that second evaluation for the test, jacket with jacquard were better than the rest of them. Acryl knitted Jacket of women in the middle age should made of jacquard. Therefore it should be designed as possible as considering the physical characteristics of knitted materials. It was found that third evaluation for the test, it was opposite results that a general knitted fabric pattern was made smaller than a woven jacket. So, it was necessary that the acryl knitted jacket of women in the middle age follow a similar site tolerance such as a woven jacket. This result was due to a radical change of a middle age women's body shape.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• 제41권9호
• /
• pp.85-95
• /
• 2004

As the design complexity increases, it is a major problem that the size of test pattern is large and power consumption is high in scan, especially system-on-a-chip(SoC), with the automatic test equipment(ATE). Because static compaction of test patterns heads to higher power for testing, it is very hard to reduce the test pattern volume for low power testing. This paper proposes an efficient compression/decompression algorithm based on run-length coding for reducing the amount of test data for low power testing that must be stored on a tester and be transferred to SoC. The experimental results show that the new algorithm is very efficient by reducing the memory space for test patterns and the hardware overhead for the decoder.

• Proceedings of the Korean Society For Composite Materials Conference
• /
• 한국복합재료학회 1999년도 추계학술발표대회 논문집
• /
• pp.57-62
• /
• 1999

In order to fabricate a involute construction structure, the pattern design for prepreg stacking was developed. For obtaining the demanded strength in the circumferencial and axial direction of the involute construction and tile proper processablity of prepreg stacking, the shaped pattern method was established which has a calculated length suitable for stacking. We can obtain the involute construction with clean interface between laminated plies and suitable dimension by using pattern design method developed in this study. Test specimens with varied arc angle were designed to test the structural properties of involute construction. Tensile and compressive strength decreased with the increase of arc angle. Tensile modulus and compressive failure strain were calculated under the conditon of transformation of material properties successfully.

• Journal of Mechanical Science and Technology
• /
• 제18권10호
• /
• pp.1849-1858
• /
• 2004

For examining friction-factor characteristics of round-hole pattern surfaces which are usually applied on damper seals, flat plate test apparatus is designed and fabricated. The measurement method of leakage and pressure distribution along round-hole pattern specimen with different hole area is described and a method for determining the Fanning friction factor is discussed. Results show that the round-hole pattern surfaces provide a much larger friction factor than smooth surface, and the friction factor vs. clearance behavior yields that the friction factor generally decreases as the clearance increases unlike the results of Nava's flat plate test. As the hole depth is decreased, the friction factor is increased, and maximum friction factor is obtained for 50% of hole area. Since the present experimental friction factor results show coincident characteristics with Moody's friction factor model, empirical friction factors for round-hole pattern surfaces are obtained by using the Moody's formula based on curve-fit of the experimental data. Results of Villasmil's 2D CFD simulation support the present experimental test result.