• Title/Summary/Keyword: switch open circuit

Search Result 30, Processing Time 0.023 seconds

Design of New Switching Structure for Time Division Duplex system (시분할 통신 시스템을 위한 새로운 구조의 스위칭회로 설계)

  • Kim, Kwi-Soo;Lim, Jong-Sik;Ahn, Dal
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.8 no.5
    • /
    • pp.1076-1081
    • /
    • 2007
  • In this paper, we propose a new switch structure for time division duplex(TDD) system. The existing TDD structure utilizes a circulator fur isolation characteristic between ports. However, the circulator produces intermodulation distortion signals which are undesired signal because of its nonlinear properties. The proposed circuit is composed of a modified branch-line hybrid coupler which controls the signal flow while the isolated port is open-/short- terminated. In order to prove the validity of the presented structure, the switch circuit is fabricated and measured at 2.3GHz, the center frequency of Wibro service system.

  • PDF

A Mind Switch using EEG (EEG를 이용한 마인드 스위치 제작)

  • Ahn, Soon-Kwan;Jun, Sang-Beom;Kim, Sung-June
    • Proceedings of the KOSOMBE Conference
    • /
    • v.1998 no.11
    • /
    • pp.211-212
    • /
    • 1998
  • In this experiment, we developed a mind switching device which uses $\alpha$-wave with its amplitude varying between the eye-open and closed states. If the subject closes eyes, the switch toggles with a small delay. The circuit consists of an amplifier, a filter and a switch. An instrument amplifier is used fur high CMRR and for high input impedance. An 8th order Butterworth filter was able to reduce noise satisfactorily. The signal is then converted to a DC level, and finally a Schmitt trigger was used to generate a switching pulse.

  • PDF

A Real-Time Method for the Diagnosis of Multiple Switch Faults in NPC Inverters Based on Output Currents Analysis

  • Abadi, Mohsen Bandar;Mendes, Andre M.S.;Cruz, Sergio M.A.
    • Journal of Power Electronics
    • /
    • v.16 no.4
    • /
    • pp.1415-1425
    • /
    • 2016
  • This paper presents a new approach for fault diagnosis in three-level neutral point clamped inverters. The proposed method is based on the average values of the positive and negative parts of normalized output currents. This method is capable of detecting and locating multiple open-circuit faults in the controlled power switches of converters in half of a fundamental period of those currents. The implementation of this diagnostic approach only requires two output currents of the inverter. Therefore, no additional sensors are needed other than the ones already used by the control system of a drive based on this type of converter. Moreover, through the normalization of currents, the diagnosis is independent of the load level of the converter. The performance and effectiveness of the proposed diagnostic technique are validated by experimental results obtained under steady-state and transient conditions.

Open Circuit Fault Diagnosis Using Stator Resistance Variation for Permanent Magnet Synchronous Motor Drives

  • Park, Byoung-Gun;Kim, Rae-Young;Hyun, Dong-Seok
    • Journal of Power Electronics
    • /
    • v.13 no.6
    • /
    • pp.985-990
    • /
    • 2013
  • This paper proposes a novel fault diagnosis scheme using parameter estimation of the stator resistance, especially in the case of the open-phase faults of PMSM drives. The stator resistance of PMSMs can be estimated by the recursive least square (RLS) algorithm in real time. Fault diagnosis is achieved by analyzing the estimated stator resistance of each phase according to the fault condition. The proposed fault diagnosis scheme is implemented without any extra devices. Moreover, the estimated parameter information can be used to improve the control performance. The feasibility of the proposed fault diagnosis scheme is verified by simulation and experimental results.

A Design of 12-bit 100 MS/s Sample and Hold Amplifier (12비트 100 MS/s로 동작하는 S/H(샘플 앤 홀드)증폭기 설계)

  • 허예선;임신일
    • Proceedings of the IEEK Conference
    • /
    • 2002.06b
    • /
    • pp.133-136
    • /
    • 2002
  • This paper discusses the design of a sample-and -hold amplifier(SHA) that has a 12-bit resolution with a 100 MS/s speed. The sample-and-hold amplifier uses the open-loop architecture with hold-mode feedthrough cancellation for high accuracy and high sampling speed. The designed SHA is composed of input buffer, sampling switch, and output buffer with additional amplifier for offset cancellation Hard Ware. The input buffer is implemented with folded-cascode type operational transconductance Amplifier(OTA), and sampling switch is implemented with switched source follower(SSF). A spurious free dynamic range (SFDR) of this circuit is 72.6 dB al 100 MS/s. Input signal dynamic range is 1 Vpp differential. Power consumption is 65 ㎽.

  • PDF

Electrical Characteristics of the PIP Antifuse for Configuration of the Programmable Logic Circuit (프로그램 가능한 논리 회로 구성을 위한 PIP 앤티퓨즈의 전기적 특성)

  • 김필중;윤중현;김종빈
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.14 no.12
    • /
    • pp.953-958
    • /
    • 2001
  • The antifuse is a semi-permanent memory device like a ROM which shows the open or short state, and a switch device connecting logic blocks selectively in FPGA. In addition, the antifuse has been used as a logic device to troubleshoot defective memory cells arising from SDRAM processing. In this study, we have fabricated ONO antifuses consisted of PIP structure. The antifuse shows a high resistance more than several G Ω in the normal state, and shows a low resistance less than 500 Ω after program. The program resistance variation according to temperature shows the very stable value of $\pm$20 Ω. At this time, its program voltage shows 6.7∼7.2 V and the program is performed within 1 second. Therefore this result shows that the PIP antifuse is a very stable and programmable logic device.

  • PDF

Fault Detection of BLDC Motor Drive Based on Operating Characteristic (BLDC 전동기 운전 특성을 이용한 고장 검출 기법 구현)

  • Lee, Jung-Dae;Park, Byoung-Gun;Kim, Tae-Sung;Ryu, Ji-Su;Hyun, Dong-Seok
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.13 no.2
    • /
    • pp.88-95
    • /
    • 2008
  • This paper proposes a fast fault detection algorithm under open-circuit fault of a switch for a brushless DC(BLDC) motor drive system. This proposed method is configured without the additional devices for fault detection and identification. The fault detection and identification are achieved by a simple algorithm using the operating characteristic of the BLDC motor. After the fault identification, the drive system is reconfigured for continuous operation. This system is reconfigured by four-switch topology connecting a faulty leg to the middle point of DC-link bidirectional switches. This proposed method can also be embedded into existing BLDC motor drive systems as a subroutine without excessive computational effort. The feasibility of a the proposed fault detection algorithm is validated in simulation and experiment.

An Open Circuit Fault Diagnostic Technique in IGBTs for AC to DC Converters Applied in Microgrid Applications

  • Khomfoi, Surin;Sae-Kok, Warachart;Ngamroo, Issarachai
    • Journal of Power Electronics
    • /
    • v.11 no.6
    • /
    • pp.801-810
    • /
    • 2011
  • An open circuit fault diagnostic method in IGBTs for the ac to dc converters used in microgrid applications is developed in this paper. An ac to dc converter is a key technology for microgrids in order to interface both distributed generation (DG) and renewable energy resources (RES). Also, highly reliable ac to dc converters are necessary to keep converters in continuous operation as long as possible during power switch fault conditions. Therefore, the proposed fault diagnostic method is developed to reduce the fault detection time and to avoid any other fault alarms because continuous operation is desired. The proposed diagnostic method is a combination of the absolute normalized dc current technique and the false alarm suppression algorithm to overcome the long fault detection time and fault alarm problems. The simulation and experimental results show that the developed fault diagnostic method can perform fault detection within about one cycle. The results illustrate that the reliability of an ac to dc converter interfaced with a microgrid can be improved by using the proposed fault diagnostic method.

Design of a Thermal Energy Harvesting Circuit With MPPT Control (MPPT 기능을 갖는 열전 에너지 하베스팅 회로)

  • Kim, Su-jin;Park, Kum-young;Yoon, Eun-jung;Oh, Won-seok;Yu, chong-gun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.10a
    • /
    • pp.255-258
    • /
    • 2012
  • In this paper, with a thermoelectric device using the seebeck effect which generates electromotive force by temperature difference generates electric energy an energy harvesting circuit using MPPT(Maximun Power Point Traking) control is designed. After periodically sampling the open voltage of the thermoelectric device, the 1/2 voltage of open voltage which in a maximum power point is maintained through MPPT control circuit and harvested energy from thermoelectric device is delivered to load through a switch. The proposed thermal energy harvesting circuit is designed with $0.35{\mu}m$ CMOS process and the chip area excluding pads is $1168.7{\mu}m{\times}541.3{\mu}m$.

  • PDF

Design and analysis of a signal readout integrated circuit for the bolometer type infrared detect sensors (볼로미터형 적외선 센서의 신호처리회로 설계 및 특성)

  • Kim, Jin-Su;Park, Min-Young;Noh, Ho-Seob;Lee, Seoung-Hoon;Lee, Je-Won;Moon, Sung-Wook;Song, Han-Jung
    • Journal of Sensor Science and Technology
    • /
    • v.16 no.6
    • /
    • pp.475-483
    • /
    • 2007
  • This paper proposes a readout integrated circuit (ROIC) for $32{\times}32$ infrared focal plane array (IRFPA) detector, which consist of reference resistor, detector resistor, reset switch, integrated capacitor and operational amplifier. Proposed ROIC is designed using $0.35{\;}{\mu}m$ 2P-4M (double poly four metal) n-well CMOS process parameters. Low noise folded cascode operational amplifier which is a key element in the ROIC showed 12.8 MHz unity-gain bandwidth and open-gain 89 dB, phase margin $67^{\circ}$, SNR 82 dB. From proposed circuit, we gained output voltage variation ${\Delta}17{\};mV/^{\circ}C$ when the detector resistor varied according to the temperature.