• Journal of Powder Materials
• /
• v.24 no.3
• /
• pp.248-253
• /
• 2017

In this study, we investigate the effect of the diffusion barrier and substrate temperature on the length of carbon nanotubes. For synthesizing vertically aligned carbon nanotubes, thermal chemical vapor deposition is used and a substrate with a catalytic layer and a buffer layer is prepared using an e-beam evaporator. The length of the carbon nanotubes synthesized on the catalytic layer/diffusion barrier on the silicon substrate is longer than that without a diffusion barrier because the diffusion barrier prevents generation of silicon carbide from the diffusion of carbon atoms into the silicon substrate. The deposition temperature of the catalyst and alumina are varied from room temperature to $150^{\circ}C$, $200^{\circ}C$, and $250^{\circ}C$. On increasing the substrate temperature on depositing the buffer layer on the silicon substrate, shorter carbon nanotubes are obtained owing to the increased bonding force between the buffer layer and silicon substrate. The reason why different lengths of carbon nanotubes are obtained is that the higher bonding force between the buffer layer and the substrate layer prevents uniformity of catalytic islands for synthesizing carbon nanotubes.

• Tribology and Lubricants
• /
• v.11 no.5
• /
• pp.20-25
• /
• 1995

Diamond films were prepared by a hot filament vapor deposition onto polycrystal silicon nitride substrates. Different kinds of silicon nitride containing CaO and $Fe_{2}O_{3}$ were manufactured to investigate the impurity effect of substrate on the morphology of diamond films and their wear behaviors. Nucleation rates and morphologies of diamond films deposited on various kinds of silicon nitride were compared. The highest nucleation rate was observed in a substrate containing 1% of CaO. Wear tests were performed with a silicon nitride ball on the disk geometry to investigate the tribological behavior of diamond film against silicon nitride. This study demonstrated that different morphologies of diamond film due to substrate impurities produced different wear behavior against silicon nitride.

• 한국신재생에너지학회:학술대회논문집
• /
• 2010.06a
• /
• pp.96.2-96.2
• /
• 2010

The surface morphology and structural properties of polycrystalline silicon (poly-Si) films made in-situ aluminum induced crystallization at various substrate temperature (300~600) was investigated. Silicon films were deposited by hot-wire chemical vapor deposition (HWCVD), as the catalytic or pyrolytic decomposition of precursor gases SiH4 occurs only on the surface of the heated wire. Aluminum films were deposited by DC magnetron sputtering at room temperature. continuous poly-Si films were achieved at low temperature. from cross-section TEM analyses, It was confirmed that poly-Si above $450^{\circ}C$ was successfully grown on and poly-Si films had (111) preferred orientation. As substrate temperature increases, Si(111)/Si(220) ratio was decreased. The electrical properties of poly-Si film were investigated by Hall effect measurement. Poly-Si film was p-type by Al and resistivity and hall effect mobility was affected by substrate temperature.

• Korean Journal of Materials Research
• /
• v.14 no.5
• /
• pp.363-367
• /
• 2004

Recently ZnO epitaxial layers have been widely studied as a semiconductor material for optoelectronic devices. Sapphire and silicon are commonly selected as substrate materials for ZnO epitaxial growth. In this communication, we report the effect of the ECR plasma pretreatment of sapphire and silicon substrates on the nucleation in the ZnO ALE (atomic layer epitaxy). It was found that ECR plasma pretreatment reduces the incubation period of the ZnO nucleation. Oxygen ECR plasma enhances ZnO nucleation most effectively since it increases the hydroxyl group density at the substrate surface. The nucleation enhancing effect of the oxygen ECR plasma treatment is stronger on the sapphire substrate than on the silicon substrate since the saturation density of the hydroxyl group is lower at the sapphire surface than that at the silicon surface.

• Journal of the Korean Vacuum Society
• /
• v.2 no.4
• /
• pp.501-506
• /
• 1993

The spatial potential distribution of electron cyclotron resonance plasma is measured as a function of tehsubstrate DC bias by Langmuir probe method. It is observed that the substrate DC bias changes the slope of the plasma potential near the subsrate, resulting in changes in flux and energy of the impinging ions across plasma $_strate boundary along themagnetric field. The effect of the substrate DC bias on the low-temperature silicon homoepitaxy (below $560^{\circ}C$) is examine dby in situ reflection high energy electron diffraction (RHEED), cross-section transmission electron microscopy (XTEM),plan-view TEM and high resolution transmision electron microscopy(HRTEM). While the polycrystalline silicon layers are grow withnegative substrate biases, the single crystaline silicon layers are grown with negative substrate biases, the singel crystalline silicon layers are grown with positive substrate biases. As the substrate bias changes form negative to positive values, the growth rate decreases. It is concluded that the control of the ion energy during plasma deposition is very important in silicon epitaxy at low temperatures below $560^{\circ}C$ by UHV-ECRCVD.VD.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.36C no.3
• /
• pp.26-34
• /
• 1999

A new silicon-based IC interconnect transmission line parameter extraction methodology is presented and experimentally examined. Unlike the PCB or MCM interconnects, a dominant energy propagation mode in the silicon-based IC interconnects is not quasi-TEM but slow wave mode(SWM). The transmission line parameters are extracted taking the silicon substrate effect (i.e., slow wave mode) into account. The capacitances are calculated considering silicon substrate surface as a ground. Whereas the inductances are calculated by using an effective dielectric constant. In order to verify the proposed method, test patterns were designed. Experimental data have agreement within 10%. Further, crosstalk noise simulation shows excellent agreements with the measurements which are performed with high-speed time domain measurement ( i.e., TDR/TDT measurements) for test pattern, while RC model or RLC model without silicon substrate effect show about 20~25% underestimation error.

• 한국신재생에너지학회:학술대회논문집
• /
• 2011.05a
• /
• pp.112.1-112.1
• /
• 2011

The back contact solar cell (BCSC) has several advantages compared to the conventional solar cell since it can reduce grid shadowing loss and contact resistance between the electrode and the silicon substrate. This paper presents the effect of the surface texturing of the silicon BCSC by varying the texturing depth or the texturing gap in the commercially available simulation software, ATHENA and ATLAS of the company SILVACO. The texturing depth was varied from $5{\mu}m$ to $150{\mu}m$ and the texturing gap was varied from $1{\mu}m$ to $100{\mu}m$ in the simulation. The resulting efficiency of the silicon BCSC was evaluated depending on the texturing condition. The quantum efficiency and the I-V curve of the designed silicon BCSC was also obtained for the analysis since they are closely related with the solar cell efficiency. Other parameters of the simulated silicon BCSC are as follows. The substrate was an n-type silicon, which was doped with phosphorous at $6{\times}10^{15}cm^{-3}$, and its thickness was $180{\mu}m$, a typical thickness of commercial solar cell substrate thickness. The back surface field (BSF) was $1{\times}10^{20}\;cm^{-3}$ and the doping concentration of a boron doped emitter was $8.5{\times}10^{19}\;cm^{-3}$. The pitch of the silicon BCSC was $1250{\mu}m$ and the anti-reflection coating (ARC) SiN thickness was $0.079{\mu}m$. It was assumed that the texturing was anisotropic etching of crystalline silicon, resulting in texturing angle of 54.7 degrees. The best efficiency was 25.6264% when texturing depth was $50{\mu}m$ with zero texturing gap in case of low texturing depth (< $100{\mu}m$).

• Journal of the Korean Vacuum Society
• /
• v.4 no.S2
• /
• pp.64-68
• /
• 1995

Silicon films were deposited at $430^{\circ}C$ by remote plasma chemical vapor deposition(RPECVD) with a gas mixture of $Si_2H_6/SiF_4/H_2$. The silicon films deposited without and with $SiF_4$ were characterized using atomic force microscopy(AFM), transmission electron microscopy(TEM) and X-ray diffraction(XRD). Both silicon films have the same rugged surface morphology, but, the silicon film deposited with $SiF_4$ exhibits more rugged. The silicon film deposited without $SiF_4$ is amorphous, whereas the silicon film deposited with $SiF_4$ is polycrystalline with very small needle-like grains which are perpendicular to the substrate and uniformly distributed in the thickness of the film. The silicon film deposited with $SiF_4$ was found to have a preferred orientation along the growth direction with the<110> of the film parallel to the <111> of the substrate. The effect of $SiF_4$ during RPECVD was discussed.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.06a
• /
• pp.95-96
• /
• 2009

A fully depleted capacitorless 1-transistor dynamic random access memory (FD 1T-DRAM) based on a sSOI strained-silicon-on-insulator) wafer was investigated. The fabricated device showed excellent electrical characteristics of transistor such as low leakage current, low subthreshold swing, large on/off current ratio, and high electron mobility. The FD sSOI 1T-DRAM can be operated as memory device by the floating body effect when the substrate bias of -15 V is applied, and the FD sSOI 1T-DRAM showed large sensing margin and several milli seconds data retention time.

• The Korean Journal of Ceramics
• /
• v.3 no.1
• /
• pp.13-17
• /
• 1997

It is identified that the diamond films grown o bias-treated (100) silicon showed different surface morphologies and film textures according to the initial applied dc bias voltage at the same growth condition. The highly oriented diamond film (HODF) was successfully grown on -200 V bias-treated silicon substrate in which the heteroepitaxial relation of $(100)_{dimond}//(100)_{si}\; and\; [110]_{diamond}//[110]_{si}$ was identified. On the contrary, the heteroepitaxial relation was considerably disturbed in the samples bias-voltage was a key factor in growing the highly oriented diamond film on (100) silicon substrate. Considering the experimental results, we proposed a new model about heteroepitaxial diamond growth on silicon, in which 9 diamond unit cell are matched with 4 silicon cells and the bond covalency of both atoms is satisfied via the intermediate layer at the interface as well.