• Title/Summary/Keyword: semiconductor materials quality

Search Result 147, Processing Time 0.028 seconds

Study on the characteristics of transition metals for TSSG process of SiC single crystal (SiC 단결정의 TSSG 공정을 위한 전이금속 특성 연구)

  • Lee, Seung-June;Yoo, Yong-Jae;Jeong, Seong-Min;Bae, Si-Young;Lee, Won-Jae;Shin, Yun-Ji
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.32 no.2
    • /
    • pp.55-60
    • /
    • 2022
  • In this study, a heat treatment experiment was conducted to select a new melt composition that can easily control the unintentionally doped nitrogen (N-UID) without degrading the SiC single crystal quality during TSSG process. The experiment was carried out for about 2 hours at a temperature of 1900℃ under Ar atmosphere. The used melt composition is based on either Si-Ti 10 at% or Si-Cr 30 at%, and also Co or Sc transition metals, which are effective for carbon solubility, were added at 3 at%, respectively. After the experiment, the crucible was cross-sectionally cut, and evaluated the Si-C reaction layer on the crucible-melt interface. As a result, with Sc addition, Si-C reaction layers uniformly occurred with a Si-infiltrated layer (~550 ㎛) and a SiC interlayer (~23 ㎛). This result represented that the addition of Sc is an effective transition metal with high carbon solubility and can feed carbon sources into the melt homogeneously. In addition, Sc is well known to have low reactivity energy with nitrogen compared to other transition metals. Therefore, we expect that both growth rate and Nitrogen UID can be controlled by Si-Sc based melt in the TSSG process.

Passivation Properties of Phosphorus doped Amorphous Silicon Layers for Tunnel Oxide Carrier Selective Contact Solar Cell (터널 산화막 전하선택형 태양전지를 위한 인 도핑된 비정질 실리콘 박막의 패시베이션 특성 연구)

  • Lee, Changhyun;Park, Hyunjung;Song, Hoyoung;Lee, Hyunju;Ohshita, Yoshio;Kang, Yoonmook;Lee, Hae-Seok;Kim, Donghwan
    • Current Photovoltaic Research
    • /
    • v.7 no.4
    • /
    • pp.125-129
    • /
    • 2019
  • Recently, carrier-selective contact solar cells have attracted much interests because of its high efficiency with low recombination current density. In this study, we investigated the effect of phosphorus doped amorphous silicon layer's characteristics on the passivation properties of tunnel oxide passivated carrier-selective contact solar cells. We fabricated symmetric structure sample with poly-Si/SiOx/c-Si by deposition of phosphorus doped amorphous silicon layer on the silicon oxide with subsequent annealing and hydrogenation process. We varied deposition temperature, deposition thickness, and annealing conditions, and blistering, lifetime and passivation quality was evaluated. The result showed that blistering can be controlled by deposition temperature, and passivation quality can be improved by controlling annealing conditions. Finally, we achieved blistering-free electron carrier-selective contact with 730mV of i-Voc, and cell-like structure consisted of front boron emitter and rear passivated contact showed 682mV i-Voc.

Factors Influencing the Efforts for Embedded Software Maintenance : A Case from Semiconductor Wafer Processing Line (임베디드 소프트웨어 유지보수 노력의 영향요인 연구 : 반도체 웨이퍼 가공라인 사례를 중심으로)

  • Cho, Namhyung;Kim, Chi Rin;Kim, Mi Ryang
    • Journal of Digital Convergence
    • /
    • v.15 no.9
    • /
    • pp.211-221
    • /
    • 2017
  • The semiconductor industry develops and maintains software embedded in computer-controlled tools and facilities, to process and manufacture high-tech products. Upgrading embedded softwares for semiconductor processing robots and machinery is one of the basic activities that must be performed in order to maintain product quality and integrity. Maintenance and enhancement of embedded software consume a major portion of the total life cycle cost of a system. However, the area has been given little attention in the literature. 502 maintenance and enhancement cases, related to embedded softwares in wafer processing machines, were selected at random for analysis. Practical implications are also discussed.

A Study on the Characteristics of Electro Polishing and Utility Materials for Transit High Purity Gas (청정도 가스 이송용 재료의 특성과 전해연마에 관한 연구)

  • Lee, Jong-Hyung;Park, Shin-Kyu;Yang, Seong-Hyeon
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.7 no.3
    • /
    • pp.259-263
    • /
    • 2004
  • In the manufacture progress of LCD or semiconductor, there are used many kinds of gas like erosion gas, dilution gas, toxic gas as a progress which used these gas there are required high puritize to increase accumulation rate of semiconductor or LCD materials work progress of semiconductor or LCD it demand many things like the material which could minimize metallic dust that could be occured by reaction between gas and transfer pipe laying material, illumination of the surface, emition of the gas, metal liquation, welding etc also demand quality geting stricted. Material-Low-sulfur-contend (0.007-0010), vacuum-arc-remelt(VAR), seamless, high-purity tubing material is recommend for enhance welding lower surface defect density All wetted stainless steel surface must be 316LSS elecrto polishinged with ${\leq}0.254{\mu}m$($10.0{\mu}in$) Ra average surface finish, $Cr/Fe{\geq}1.1$ and $Cr_2O_3$ thickness ${\geq}25{\AA}$ From the AES analytical the oxide layer thickness (23.5~36 angstroms silicon dioxide equivalent) and chromum to iron ratios is similar to those generally found on electropolished stainless steel., molybdenum and silicon contaminants ; elements characteristic of stainless steel (iron, nickel and chromium); and oxygen were found on the surface Phosphorus and nitrogen are common contaminants from the electropolish and passivation steps.

  • PDF

The industrial trends of GaN substrates on the power electronic semiconductors (전력반도체용 GaN 기판 산업동향)

  • Lee, Hee Ae;Park, Jae Hwa;Lee, Joo Hyung;Park, Cheol Woo;Kang, Hyo Sang;In, Jun Hyeong;Shim, Kwang Bo
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.28 no.4
    • /
    • pp.159-165
    • /
    • 2018
  • The demand on use of GaN single crystal substrates for high efficient and environment - friended high power electronic semiconductor has be increased. The industrial business trend on GaN substrate along with its research activities has been reviewed through the recent scientific and technical in formations on the basic of Yole report (2013). The research on the GaN single crystal substrate has been performed continuously for the purpose of the high quality and larger diameter, but its market has not been activated yet.

Wafer Burn-in Method of SRAM for Multi Chip Package

  • Kim, Hoo-Sung;Kim, Je-Yoon;Sung, Man-Young
    • Transactions on Electrical and Electronic Materials
    • /
    • v.5 no.4
    • /
    • pp.138-142
    • /
    • 2004
  • This paper presents the improved bum-in method for the reliability of SRAM in Multi Chip Package (MCP). Semiconductor reliability is commonly improved through the bum-in process. Reliability problem is more significant in MCP that includes over two chips in a package, because the failure of one chip (SRAM) has a large influence on the yield and quality of the other chips - Flash Memory, DRAM, etc. Therefore, the quality of SRAM must be guaranteed. To improve the quality of SRAM, we applied the improved wafer level bum-in process using multi cells selection method in addition to the previously used methods. That method is effective in detecting special failure. Finally, with the composition of some kind of methods, we could achieve the high quality of SRAM in Multi Chip Package.

Optoelectronics based on 2D semiconductor heterostructures

  • Lee, Cheol-Ho
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.101.1-101.1
    • /
    • 2016
  • Van der Waals (vdW) heterostructures built from two-dimensional layered materials provide an unprecedented opportunity in designing new material systems because the lack of dangling bonds on the vdW surfaces enables the creation of high-quality heterointerfaces without the constraint of atomically precise commensurability. In particular, the ability to build artificial heterostructures, combined with the recent advent of transition metal dichalcogenides, allows the fabrication of unique semiconductor heterostructures in an ultimate thickness limit for fundamental studies as well as novel device applications. In this talk, we will present the characterization of the electronic and optoelectronic properties of atomically thin p-n junctions consisting of vertically stacked WSe2 and MoS2 monolayers. We observed gate-tunable diode-like current rectification and a photovoltaic response across the p-n interface. Unlike conventional bulk p-n junctions, the tunneling-assisted interlayer recombination of the majority carriers is responsible for the tenability of the charge transport and the photovoltaic response. Furthermore, we will discuss the enhanced optoelectronic characteristics in graphene-sandwiched vdW p-n junctions.

  • PDF

3-Dimensional Finite Element Method Analysis of Blanking Die for Lead Frame (리드프레임의 전단용 금형에 대한 3차원 FEM 해석)

  • Choi, Man-Sung
    • Journal of the Semiconductor & Display Technology
    • /
    • v.10 no.3
    • /
    • pp.61-65
    • /
    • 2011
  • The capabilities of finite elements codes allow now accurate simulations of blanking processes when appropriate materials modelling are used. Over the last decade, numerous numerical studies have focused on the influence of process parameters such as punch-die clearance, tools geometry and friction on blanking force and blank profile. In this study, three dimensional finite element analysis is carried out to design a lead frame blanking die using LS-Dyna3D package. After design of the blanking die, an experiment is also carried out to investigate the characteristics of blanking for nickel alloy Alloy42, a kind of IC lead frame material. In this paper, it has been researched the investigation to examine the influence of process parameters such as clearance and air cylinder pressure on the accuracy of sheared plane. Through the experiment results, it is shown that the quality of sheared plane is less affected by clearance and air cylinder pressure.

Study on Optimization of the Vacuum Evaporation Process for OLED (Organic Electro-luminescent Emitting Display) (유기EL 디스플레이의 진공 성막 공정의 최적화에 관한 연구)

  • Lee, Eung-Ki
    • Journal of the Semiconductor & Display Technology
    • /
    • v.7 no.1
    • /
    • pp.35-40
    • /
    • 2008
  • In OLED vacuum evaporation process, the essential requirements include good uniformity of the film thickness over a glass substrate. And, it is commercially significant to improve the consuming efficiency of material of the evaporant which is deposited on the substrate because of high price of organic materials. In this paper, to achieve the better thickness uniformity and the better organic material consuming rate, a process optimization algorithm was developed by understanding vacuum evaporation process parameters that affect the material consuming efficiency and the uniformity of film thickness. Based on the method developed in this study, the vacuum evaporation process of OLED was successfully controlled. The developed method allowed the manufacture of high quality OLED displays with cheaper fabrication cost.

  • PDF

A Study on Performance Evaluation of Typical Classification Techniques for Micro-cracks of Silicon Wafer (실리콘 웨이퍼 마이크로크랙을 위한 대표적 분류 기술의 성능 평가에 관한 연구)

  • Kim, Sang Yeon;Kim, Gyung Bum
    • Journal of the Semiconductor & Display Technology
    • /
    • v.15 no.3
    • /
    • pp.6-11
    • /
    • 2016
  • Silicon wafer is one of main materials in solar cell. Micro-cracks in silicon wafer are one of reasons to decrease efficiency of energy transformation. They couldn't be observed by human eye. Also, their shape is not only various but also complicated. Accordingly, their shape classification is absolutely needed for manufacturing process quality and its feedback. The performance of typical classification techniques which is principal component analysis(PCA), neural network, fusion model to integrate PCA with neural network, and support vector machine(SVM), are evaluated using pattern features of micro-cracks. As a result, it has been confirmed that the SVM gives good results in micro-crack classification.