• Title/Summary/Keyword: realize the algorithm

Search Result 453, Processing Time 0.027 seconds

Multipath Routing Method for QoS Support in WMSNs (WMSN에서 QoS 지원을 위한 다중 경로 라우팅 기법)

  • Bae, Si-Yeong;Lee, Sung-Keun;Park, Kyoung-Wook
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.8 no.3
    • /
    • pp.453-458
    • /
    • 2013
  • Aside from the issues like energy saving and maximizing network lifetime. WMSN has another issue to deal with: support of quality of service(QoS) which is required especially for handling real-time data such as object tracking and data gathering. This paper proposes a multipath routing algorithm considering the distance to sink node, energy level and link quality of neighbour nodes. Proposed algorithm supports multipath routing path with high quality links. Hence it helps to reduce a power consumption concentration that happens in particular set of nodes along the frequently selected route. It also specifies a service quality pattern and a service quality level depending on traffic pattern. By doing this, the proposed algorithm can realize a differentiated service with QoS guaranteed data transmission.

Real-Time Continuous-Scale Image Interpolation with Directional Smoothing (방향적응적인 연속 비율 실시간 영상 보간 방식 -방향별 가우시안 필터를 사용한 연속 비율 지원 영상 보간 필터-)

  • Yoo, Yoon-Jong;Jun, Sin-Young;Maik, Vivek;Paik, Joon-Ki
    • 한국HCI학회:학술대회논문집
    • /
    • 2009.02a
    • /
    • pp.615-619
    • /
    • 2009
  • A real-time, continuous-scale image interpolation method is proposed based on bi-linear interpolation with directionally adaptive low-pass filtering. The proposed algorithm has been optimized for hardware implementation. The original bi-linear interpolation method has blocking artifact. The proposed algorithm solves this problem using directionally adaptive low-pass filtering. It can also solve the severely problem by selection choosing low-pass filter coefficients. Therefore the proposed interpolation algorithm can realize a high-quality image scaler for various imaging systems, such as digital camera, CCTV and digital flat panel display, to name a few.

  • PDF

Plan to build up a measurement system for rock physical properties monitoring during $CO_2$ injection ($CO_2$ 주입 암석물성 측정 장치 구축 방안)

  • Cho, Seong-Jun;Kim, Jung-Ho;Son, Jeong-Sul;Bang, Eun-Seok;Keehm, Young-Seuk;Synn, Joong-Ho
    • 한국지구물리탐사학회:학술대회논문집
    • /
    • 2007.06a
    • /
    • pp.303-306
    • /
    • 2007
  • After Kyoto protocol took effect, many countries are making efforts to reduce $CO_2$ one of effective which is geosequestration. But a percentage of geosequestration in total research budget is very small and the priority order of research also is receded in Korea. As one of efforts to activate the research on geosequestration in field of geophysics, we proposed the plan to build up a measurement system for rock physical properties monitoring during $CO_2$ injection which will function as original technology. The system consists of two part, one of which is a data acquisition system based on seismic and complex resistivity tomographic measurement and the other of which is a tri-axial compressive system to realize the in-situ condition. And also developments of various inversion algorithms are proposed to interpret data qualitatively such as a inversion algorithm for confined cylindrical boundary, a joint inversion algorithm and a 4-D inversion algorithm.

  • PDF

A Study of the Back-tracking Techniques against Hacker's Mobile Station on WiBro (WiBro에서 공격 이동단말에 대한 역추적기법 연구)

  • Park, Dea-Woo;Lim, Seung-In
    • Journal of the Korea Society of Computer and Information
    • /
    • v.12 no.3
    • /
    • pp.185-194
    • /
    • 2007
  • WiBro has become intentionally standardize as IEEE 802.16e. This WiBro service has been started by a portable internet at home as well as abroad. In this paper, an offender hacker do not direct attack on system on system that It marched an attack directly in damage system because a place oneself in mobile station of portable internet WiBro and avoid to attack hacker's system. At this time, a mobile make use of network inspection policy for back-tracking based on log data. Used network log audit, and presented TCP/IP bases at log bases as used algorithm, the SWT technique that used Thumbprint Algorithm. Timing based Algorithm, TCP Sequence number. Study of this paper applies algorithm to have been progressed more that have a speed to be fast so that is physical logical complexity of configuration of present Internet network supplements a large disadvantage, and confirm an effective back-tracking system. result of research of this paper contribute to realize a back-tracking technique in ubiquitous in WiBro internet network.

  • PDF

Design of clock/data recovery circuit for optical communication receiver (광통신 수신기용 클럭/데이타 복구회로 설계)

  • Lee, Jung-Bong;Kim, Sung-Hwan;Choi, Pyung
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.11
    • /
    • pp.1-9
    • /
    • 1996
  • In the following paper, new architectural algorithm of clock and data recovery circuit is proposed for 622.08 Mbps optical communication receiver. New algorithm makes use of charge pump PLL using voltage controlled ring oscillator and extracts 8-channel 77.76 MHz clock signals, which are delayed by i/8 (i=1,2, ...8), to convert and recover 8-channel parallel data from 662.08 Mbps MRZ serial data. This circuit includes clock genration block to produce clock signals continuously even if input data doesn't exist. And synchronization of data and clock is doen by the method which compares 1/2 bit delayed onput data and decided dta by extracted clock signals. Thus, we can stabilize frequency and phase of clock signal even if input data is distorted or doesn't exist and simplify receiver architecture compared to traditional receiver's. Also it is possible ot realize clock extraction, data decision and conversion simulataneously. Verification of this algorithm is executed by DESIGN CENTER (version 6.1) using test models which are modelized by analog behavior modeling and digital circuit model, modified to process input frequency sufficiently, in SPICE.

  • PDF

Piezoelectric 6-dimensional accelerometer cross coupling compensation algorithm based on two-stage calibration

  • Dengzhuo Zhang;Min Li;Tongbao Zhu;Lan Qin;Jingcheng Liu;Jun Liu
    • Smart Structures and Systems
    • /
    • v.32 no.2
    • /
    • pp.101-109
    • /
    • 2023
  • In order to improve the measurement accuracy of the 6-dimensional accelerometer, the cross coupling compensation method of the accelerometer needs to be studied. In this paper, the non-linear error caused by cross coupling of piezoelectric six-dimensional accelerometer is compensated online. The cross coupling filter is obtained by analyzing the cross coupling principle of a piezoelectric six-dimensional accelerometer. Linear and non-linear fitting methods are designed. A two-level calibration hybrid compensation algorithm is proposed. An experimental prototype of a piezoelectric six-dimensional accelerometer is fabricated. Calibration and test experiments of accelerometer were carried out. The measured results show that the average non-linearity of the proposed algorithm is 2.2628% lower than that of the least square method, the solution time is 0.019382 seconds, and the proposed algorithm can realize the real-time measurement in six dimensions while improving the measurement accuracy. The proposed algorithm combines real-time and high precision. The research results provide theoretical and technical support for the calibration method and online compensation technology of the 6-dimensional accelerometer.

Development of Robot Simulator for Palletizing Operation Management S/W and Fast Algorithm for 'PLP' (PLP 를 위한 Fast Algorithm 과 팔레타이징 작업 제어 S/W 를 위한 로봇 시뮬레이터 개발)

  • Lim, Sung-Jin;Kang, Maing-Kyu;Han, Chang-Soo;Song, Young-Hoon;Kim, Sung-Rak;Han, Jeong-Su;Yu, Seung-Nam
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.31 no.5
    • /
    • pp.609-616
    • /
    • 2007
  • Palletizing is necessary to promote the efficiency of storage and shipping tasks. These are, however some of the most monotonous, heavy and laborious tasks in the factory. Therefore many types of robot palletizing systems have been developed, but many robot motion commands still depend on the teaching pendent. That is, an operator inputs the motion command lines one by one. It is very troublesome, and most of all, the user must know how to type the code. That is why we propose a new GUI (Graphic User Interface) Palletizing System. To cope with this issue, we proposed a 'PLP' (Pallet Loading Problem) algorithm, Fast Algorithm and realize 3D auto-patterning visualization interface. Finally, we propose the robot palletizing simulator. Internally, the schematic of this simulator is as follows. First, an user inputs the physical information of object. Second, simulator calculates the optimal pattern for the object and visualizes the result. Finally, the calculated position data of object is passed to the robot simulator. To develop the robot simulator, we use an articulated robot, and analyze the kinematics and dynamics. Especially, All problem including thousands of boxes were completely calculated in less than 1 second and resulted in optimal solutions by the Fast Algorithm.

A Study on the Highly Parallel Multiple-Valued Logic Circuit Design using by the DCG (DCG에 의한 고속병렬다치논리회로설계에 관한 연구)

  • 변기녕;최재석;박춘명;김흥수
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.35C no.6
    • /
    • pp.20-29
    • /
    • 1998
  • This paper proposes the algorithms that design the highly parallel multiple-valued logic curcuit and assign the code to each node of DCG(Directed Cyclic Graph) of length 1. The conventional Nakajima's algorithm have some problems, so this paper introduce the matrix equation from DCG of length 1 and proposes circuit design algorithms according to the DCG of length 1. Using the proposed circuit design algorithms in this paper, it become realized that was not able to design from Nakajima's algorithm. Also, making a comparision between the circuit design using Nakajima's algorithm and this paper's, we testify that proposed paper's algorithm is able to realize more optimized circuit design. According to proposed curcuit design algorithm in this paper, it is possible to design curcuit that DCG have natural number, so it have the following advantages; reduction of the curcuit input/output digits, simplification of curcuit composition, reduction of computation time and cost. And we show compatibility and verification about this paper's algorithm.

Digital Logic System Design based on Directed Cyclic graph (다이렉트사이클릭그래프에 기초한 디지털논리시스템 설계)

  • Park, Chun-Myoung
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.9 no.1
    • /
    • pp.89-94
    • /
    • 2009
  • This paper proposes the algorithms that design the highly digital logic circuit and assign the code to each node of DCG(Directed Cyclic Graph) of length ${\zeta}$. The conventional algorithm have some problems, so this paper introduce the matrix equation from DCG of length ${\zeta}$ and proposes highly digital logic circuit design algorithms according to the DCG of length ${\zeta}$. Using the proposed circuit design algorithms in this paper, it become realized that was able to design from former algorithm. Also, making a comparison between the circuit using former algorithm and this paper's, we testify that proposed paper's algorithm is able to realize more optimized circuit design. According to proposed circuit design algorithm in this paper, it is possible to design current that DCG have natural number, so it have the following advantages, reduction of the circuit input/output digits, simplification of circuit composition, reduction of computation time and cost. And we show comparability and verification about this paper's algorithm.

  • PDF

Data anomaly detection and Data fusion based on Incremental Principal Component Analysis in Fog Computing

  • Yu, Xue-Yong;Guo, Xin-Hui
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.14 no.10
    • /
    • pp.3989-4006
    • /
    • 2020
  • The intelligent agriculture monitoring is based on the perception and analysis of environmental data, which enables the monitoring of the production environment and the control of environmental regulation equipment. As the scale of the application continues to expand, a large amount of data will be generated from the perception layer and uploaded to the cloud service, which will bring challenges of insufficient bandwidth and processing capacity. A fog-based offline and real-time hybrid data analysis architecture was proposed in this paper, which combines offline and real-time analysis to enable real-time data processing on resource-constrained IoT devices. Furthermore, we propose a data process-ing algorithm based on the incremental principal component analysis, which can achieve data dimensionality reduction and update of principal components. We also introduce the concept of Squared Prediction Error (SPE) value and realize the abnormal detection of data through the combination of SPE value and data fusion algorithm. To ensure the accuracy and effectiveness of the algorithm, we design a regular-SPE hybrid model update strategy, which enables the principal component to be updated on demand when data anomalies are found. In addition, this strategy can significantly reduce resource consumption growth due to the data analysis architectures. Practical datasets-based simulations have confirmed that the proposed algorithm can perform data fusion and exception processing in real-time on resource-constrained devices; Our model update strategy can reduce the overall system resource consumption while ensuring the accuracy of the algorithm.