• Journal of the Semiconductor & Display Technology
• /
• v.5 no.2 s.15
• /
• pp.11-14
• /
• 2006

A new reset waveform with negative ramp pulse is proposed. Conventional reset waveform applied to the commercial PDP uses a positive ramp pulse. The reset waveforms, especially focused on ramp area, were examined with 2 dimensional fluid code. The proposed negative reset waveform showed much lower ignition voltage ($\sim$70V) as compared with the conventional reset waveform. When the negative ramp pulse was applied, all of the positive-charged ions are collected on the scan electrode. It is found that the ignition voltage of reset discharge due to the negative ramp pulse became lower than that of positive ramp discharge.

• Proceedings of the Korean Society Of Semiconductor Equipment Technology
• /
• 2006.05a
• /
• pp.139-144
• /
• 2006

일반적인 PDP 에 적용된 ADS 방식에서 Reset 파형은 ON/OFF Cell 을 초기화 시켜주고 Wall charge를 쌓아줌으로써 낮은 Address 전압으로도 구동을 가능하게 해준다. 기존의 Reset 파형은 Positive ramp pulse를 이용하여 구현하고 있으나 본 논문은 Negative ramp pulse가 적용된 새로운 Reset 파형을 제안하고자 한다. 2-Dimensional fluid simulation code를 이용하여 Ramp부분에 초점을 맞춰 Reset파형을 분석했으며 제안된 Negative ramp reset 파형은 기존의 Positive ramp reset 파형보다 70V가 낮은 전압에서 방전이 발생되는 것을 확인했다. Negative ramp pulse를 적용됐을 경우, Positive ion들이 모두 Negative ramp pulse가 인가된 Scan전극으로 모이는 현상 때문에 기존 Reset파형에 의한 방전일 때보다 낮은 전압에서의 초기방전을 발생시키므로 Reset에 소요되는 시간과 전압을 감소시킬 수 있다.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.53 no.12
• /
• pp.606-615
• /
• 2004

The discharge characteristics of a ramp reset waveform in the alternating current plasma display panel(ac PDP) were studied using a 2-dimensional numerical simulation. We analyzed the wall charge variation during the reset discharge, address discharge and sustain discharge adopting a ramp reset waveform. Then we investigated the principal parameters for a successful discharge. In this paper, we suggest a new parameter, printing particles' density and its effects on the stability of the ramp discharge. The maximum current flows of the three electrodes during the ramp reset period were decreased with the increase in the priming particles's density which was explained with the wall charge characteristics and the current flow characteristics obtained by a 2-D simulation.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2002.08a
• /
• pp.609-612
• /
• 2002

A new reset waveform is proposed for reducing the reset period. A square pulse is applied to the address electrode while reset pulse ramps and before a discharge between the sustain electrodes occurs. The square pulse induces a discharge between the address electrode and the X electrode, and the induced wall charge is opposite to the applied ramp pulse. Thus, the next discharge between the sustain electrodes becomes weaker. The weaker discharge lowers background luminance and improves contrast ratio. Thus, the new reset waveform can reduce ramp up time in the ramp reset waveform The experimental results show that the ramp up time can be reduced by about 90% compared with the conventional ramp reset waveform.

• Journal of Information Display
• /
• v.2 no.4
• /
• pp.39-45
• /
• 2001

The voltage controlled ramp(VCR) waveform has recently been introduced in the reset period prior to addressing for plasma display. However, this method results in the oscillation of the gap voltage when the ramp rate is increased so as to reduce reset period. In this paper a current controlled ramp(CCR) waveform method in the reset period is suggested. This method can suppress the oscillation of gap voltage under the condition of shorter ramp time. Moreover, the reset time can be reduced by about 30 % compared with the VCR method under the same background luminance.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.50 no.10
• /
• pp.517-521
• /
• 2001

The voltage controlled ramp(VCR) waveform has recently been introduced in the reset period prior to addressing for plasma display. However, this method shows the oscillation of gap voltage when the ramp rate is increased in order to reduce reset period. In this paper a current controlled ramp(CCR) waveform method is suggested. This method can suppress the oscillation of gap voltge under the condition of shorter ramp time. Moreover, the reset time can be reduced about 30% compared with VCR method under the same background luminance.

• Journal of Information Display
• /
• v.3 no.4
• /
• pp.13-18
• /
• 2002

In general, the background light that is produced during the reset period deteriorates the dark room contrast ratio in AC PDP. In this paper, we propose a modified ramp reset pulse that can reduce the background light to an imperceptible level. In the new reset waveform, the discharges between the scan and sustain electrodes are minimized by applying a positive bias voltage to the sustain electrode and only the weak discharges between the scan and address electrodes are found to occur during the reset period. We also adopted the MgO coated phosphor layer to improve the address voltage margin that was reduced when the bias voltage in the modified ramp reset waveform was applied. As a result, the address voltage margin of 45 V which is the same level of the conventional method was ortained and the dark room contrast ratio was improved up to 7500 : 1.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.25 no.12
• /
• pp.1004-1008
• /
• 2012

The effect of address discharge characteristics by selective reset method is investigated to prevent the weakness of address discharge in the middle of a TV-field without increase of the black luminance. To reduce black luminance in AC PDP usually, the first subfield during one TV frame adopted the conventional rising ramp-reset waveform, whereas the other subfields adopted the subsidiary reset waveform without rising ramp type. As the wall charge for the address discharge was accumulated by only the rising ramp waveform during the first reset period, the wall charge on three electrodes was disappeared as time passed and the address discharge would be weakened in the rear subfields. To prevent a reduction of the address discharge characteristics without decrease the black luminance, the modified rising ramp reset waveform was adopted only in the sixth subfield. As a result, a modified driving method could improve the address discharge characteristics compared with selective reset driving scheme with almost the same black luminance.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.10 no.6
• /
• pp.587-591
• /
• 2005

Driving Waveform of AC PDP in reset periode is increased and decreased with constant slope to improve dark room contrast ratio and image quality. But the slope and magnitude of ramp waveform are related to strong and weak discharge with temperature change in AC PDP. So this paper proposes a methods of changing the slope and magnitude of ramp waveform during reset periode according to temperature change in AC PDP. Experimental variable factors ire chosen to setup slope, setdown slope, and -Vy voltage magnitude in Y sustain electrode. The proposed methods are expected to compensate for effect of the temperature change, causing misfiring in high and low temprature, with varing the slope and magnitude of ramp voltage during reset period and improve image quality.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07a
• /
• pp.639-642
• /
• 2005

A new dual-slope ramp (DSR) reset waveform is proposed to improve the dark room contrast ratio in AC-PDPs. The proposed reset waveform has two different voltage slopes during a ramp-up period. The first voltage slope is lower than the conventional ramp voltage slope, causing a reduction in the background luminance, whereas the second voltage slope is higher than the conventional ramp voltage slope, causing an increase in the background luminance. Thus, a bias voltage is also applied during the second voltage-slope period to adjust the background luminance and address discharge characteristics. As a result, the proposed dual-slope reset waveform can lower the background luminance, thereby improving the high dark room contrast ratio of an AC-PDP without reducing the address voltage margin