• The Transactions of the Korean Institute of Power Electronics
• /
• v.11 no.4
• /
• pp.340-348
• /
• 2006

This paper proposes an inrush current control technique of matching transformer for configuration of dynamic voltage restorer(DVR). The DVR system consist of PWM inverter to inject arbitrary voltage, LC low pass filter as harmonic eliminator and matching transformer for isolation. However, the matching transformer has an excess of inrush current by magnetic flux saturation in the core. Due to this inrush current, the rating of matching transformers is double for needed nominal rating for protection of DVR. Therefore, in this paper, the modeling method of magnetic flux saturation is used to analyze a magnitude of inrush current, and additional current controller is used for PWM inverter output regulation. Simulation and experimental results are provided to demonstrate the validity of the proposed control method.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.12 no.1
• /
• pp.19-26
• /
• 1987

The broadband microwave amplifier in the 3~4GHz frequency range has been designed by using potentially unstable GaAs FET. Input matching network is designed by 14dB available power gain circles which are in the stable region. In order to obtain maximu, transducer power gain, output matching network which is in the stable region can be designed using Fano's bandpass matching network. The measured values of transducer power gain, $S_11$and $S_22$ show close agreements with the theoretical valuse.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.12 no.2
• /
• pp.186-192
• /
• 2012

Half-rail stacked drivers are used to reduce power consumption of the drivers for synchronous buck converters. In this paper, the stacked driver is optimized by matching the average charging and discharging currents used by high-side and low-side drivers. By matching the two currents, the average intermediate bias voltage can remain constant without the aid of the voltage regulator as long as the voltage ripple stays within the window defined by the hysteresis of the regulator. Thus the optimized driver in this paper can minimize the power consumption in the regulator. The current matching requirement yields the value for the intermediate bias voltage, which deviates from the half-rail voltage. Furthermore the required capacitance is also reduced in this design due to decreased charging current, which results in significantly reduced die area. The detailed analysis and design of the stacked driver is verified through simulations done using 5V MOSFET parameters of a typical 0.35-${\mu}m$ CMOS process. The difference in power loss between the conventional half-rail driver and the proposed driver is less than 1%. But the conventional half-rail driver has excess charge stored in the capacitor, which will be dissipated in the regulator unless reused by an external circuit. Due to the reduction in the required capacitance, the estimated saving in chip area is approximately 18.5% compared to the half-rail driver.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.15 no.4
• /
• pp.274-281
• /
• 2010

This paper proposes a DFPS (Dual Frequency Power Source) impedance matching device for uniformity improvement of a semiconductor plasma etching system. The DFPS consists of two parts for safe plasma processing on large-area substrates. The first part is an ICP (Inductively Coupled Plasma) for high integration by using ferrite core. The second part is a CCP (Capacitive Coupled Plasma) to control uniformity of whole cells. Proposed DFPS can achieve high productivity improvement required for semiconductor equipment industry. The proposed plasma system is analyzed, simulated and experimentally verified with a matching equipment at 27.12MHz and 400kHz.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.38B no.12
• /
• pp.967-975
• /
• 2013

In the design of underwater electro acoustic transducer, power factor improvement circuit is more required rather than impedance matching if the driving power amplifier has little inner resistance. Many research results have been focused on the power matching circuit designing for transferring maximum power in the wideband. There are few results in the designing study on the power factor improvement for the wide band underwater electro acoustic transducer. In this paper, we set up a new design method on the power factor improvement for the wide band electro acoustic transducer, and confirm its feasibility by the experiments.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.7 no.2
• /
• pp.98-101
• /
• 2007

A fully integrated 5-GHz CMOS power amplifier for IEEE 802.11a WLAN applications is implemented using $0.18-{\mu}m$ CMOS technology. An on-chip transmission-line transformer is used for output matching network and voltage combining. Input balun, inter-stage matching components, output transmission line transformer and RF chokes are fully integrated in the designed amplifier so that no external components are required. The power amplifier occupies a total area of $1.7mm{\times}1.2mm$. At a 3.3-V supply voltage, the amplifier exhibits a 22.6-dBm output 1-dB compression point, 23.8-dBm saturated output power, 25-dB power gain. The measured power added efficiency (PAE) is 20.1 % at max. peak, 18.8% at P1dB. When 54 Mbps/64 QAM OFDM signal is applied, the PA delivers 12dBm of average power at the EVM of -25dB.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.22 no.6
• /
• pp.469-475
• /
• 2017

Using impedance matching techniques as a way to increase system power transferability in capacitive wireless power transmission has been widely investigated in conventional studies. However, these techniques tend to increase the circuit volume and thus counterbalance the advantage of the simplicity in the energy link structure. In this paper, a compact circuit topology with one leakage-enhanced transformer is proposed in order to minimize the circuit volume for the capacitive power transfer system. This topology achieves a reactive compensation, and the system quality factor value can be reduced by the turn ratio. As a result, this topology not only reduces the overall system volume but also minimizes the voltage stress of the link capacitor. An optimal design guideline for the leakage-enhanced transformer is also presented. The advantages of the proposed scheme over the conventional method in terms of power efficiency and circuit volume are revealed through an analytic comparison. The feasibility of applying the new topology is also verified by conducting 50 W hardware tests.

• Proceedings of the KIPE Conference
• /
• 2014.07a
• /
• pp.47-48
• /
• 2014

기본적으로 전력전송개념에서 최대의 전력이 전달하기 위해서는 전력전송단과 부하단사이의 임피던스를 맞추어 주어야 최대의 전력이 전달된다. 무선전력전송 역시 RF Source와 송수신 코일간의 임피던스를 맞추어야 최대의 전력전달과 효율을 기대할 수 있다. 따라서 송수신 코일과 부하간에 임피던스 매칭은 필수적으로 필요하다. 매칭이 원할하지 않을 경우 RF Source에 반사전력이 반사되어 심각한 손실을 발생할 수 있으며, 수신부의 부하단에 최대로 전력이 전달되지 않으며 전체 시스템 효율이 나빠지게 된다. 임피던스 매칭회로 타입에는 여러가지 타입이 사용되는데 대표적으로 L type, T Type, ${\pi}$ type이 일반적으로 사용된다. 본 연구에서는 L type, T type, ${\pi}$ type 방식을 이용하여 각 타입별 매칭범위와 매칭특성에 대한 기초실험을 수행하였다.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.1
• /
• pp.126-142
• /
• 2016

This paper presents a wide-frequency-range, low-power transceiver with an automatic impedance-matching calibration for TV-white-space (TVWS) application. The wide-range automatic impedance matching calibration (AIMC) is proposed for the Drive Amplifier (DA) and LNA. The optimal $S_{22}$ and $S_{11}$ matching capacitances are selected in the DA and LNA, respectively. Also, the Single Pole Double Throw (SPDT) switch is integrated to share the antenna and matching network between the transmitter and receiver, thereby minimizing the systemic cost. An N-path filter is proposed to reject the large interferers in the TVWS frequency band. The current-driven mixer with a 25% duty LO generator is designed to achieve the high-gain and low-noise figures; also, the frequency synthesizer is designed to generate the wide-range LO signals, and it is used to implement the FSK modulation with a programmable loop bandwidth for multi-rate communication. The TVWS transceiver is implemented in $0.13{\mu}m$, 1-poly, 6-metal CMOS technology. The die area of the transceiver is $4mm{\times}3mm$. The power consumption levels of the transmitter and receiver are 64.35 mW and 39.8 mW, respectively, when the output-power level of the transmitter is +10 dBm at a supply voltage of 3.3 V. The phase noise of the PLL output at Band 2 is -128.3 dBc/Hz with a 1 MHz offset.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.3
• /
• pp.269-276
• /
• 2016

This paper presents a 2.65 GHz Doherty power amplifier with internally-matched GaN HEMT. Internal matching circuits were adopted to match its harmonic impedances inside the package. Simultaneously, due to the partially matched fundamental impedance, input and output matching networks become simpler. Bond wires and parasitic elements of transistor package were predicted by EM simulation. For the LTE signal with 6.5 dB PAPR, the implemented Doherty power amplifier shows a power gain of 13.0 dB, a saturated output power of 55.4 dBm, an efficiency of 49.1 %, and ACLR of -26.3 dBc at 2.65 GHz with an operating voltage of 48 V.