JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

An Optimized Stacked Driver for Synchronous Buck Converter

  • Lee, Dong-Keon (Division of Electronic and Information Engineering, Chonbuk National University) ;
  • Lee, Sung-Chul (Korea Electronics Technology Institute) ;
  • Jeong, Hang-Geun (Division of Electronic and Information Engineering, Chonbuk National University)
  • Received : 2011.08.31
  • Published : 2012.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

Half-rail stacked drivers are used to reduce power consumption of the drivers for synchronous buck converters. In this paper, the stacked driver is optimized by matching the average charging and discharging currents used by high-side and low-side drivers. By matching the two currents, the average intermediate bias voltage can remain constant without the aid of the voltage regulator as long as the voltage ripple stays within the window defined by the hysteresis of the regulator. Thus the optimized driver in this paper can minimize the power consumption in the regulator. The current matching requirement yields the value for the intermediate bias voltage, which deviates from the half-rail voltage. Furthermore the required capacitance is also reduced in this design due to decreased charging current, which results in significantly reduced die area. The detailed analysis and design of the stacked driver is verified through simulations done using 5V MOSFET parameters of a typical 0.35-${\mu}m$ CMOS process. The difference in power loss between the conventional half-rail driver and the proposed driver is less than 1%. But the conventional half-rail driver has excess charge stored in the capacitor, which will be dissipated in the regulator unless reused by an external circuit. Due to the reduction in the required capacitance, the estimated saving in chip area is approximately 18.5% compared to the half-rail driver.

Keywords

References

  1. R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, Norwell, MA : Kluwer, 2001.
  2. A. Stratakos, High-efficiency, low-voltage dc-dc conversion for portable applications, Ph. D. dissertation, Univ. California, Berkeley, 1999.
  3. R. K. Williams, W. Grabowski, A. Cowell, M. Darwish, and J. Berwick, "The dual-gate Wswitched power MOSFET:a new concept for improving light load efficiency in DC/DC converters," in Proc. of the IEEE International Symposium on Power Semiconductor Devices and IC's (ISPSD), pp.193-196, May, 1997.
  4. J. Xiao, A. Peterchev, J. Zhang, and S. Sanders, "A 4-$\mu A$ quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE Journal of Solid-State Circuits, Vol.39, No.12, pp.2342-2348, Dec., 2004. https://doi.org/10.1109/JSSC.2004.836353
  5. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Low-Voltage-Swing Monolithic dc-dc Conversion," IEEE Trans. on Circuits and Systems II:Express Briefs, Vol.51, No.5, pp.241-248, May, 2004. https://doi.org/10.1109/TCSII.2004.827557
  6. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, W. G. Dunford, and P. R. Palmer, "A fully integrated 660-MHz low-swing energy recycling dc-dc converter," IEEE Trans. on Power Electronics, Vol.24, No.6, Jun., 2009.
  7. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Analysis of Buck Converters for On- Chip Integration With a Dual Supply Voltage Microprocessor," IEEE Trans. on Very Large Scale Integration Systems, Vol.11, No.3, pp.514-522, Jun., 2003. https://doi.org/10.1109/TVLSI.2003.812289
  8. D. K. Lee, S. C. Lee, and H. G. Jeong, "Improved Low-power Stacked Driver for DC-DC Buck Converter," in Proc. of International Technical Conf. on Circuits/Systems, Computers and Communications (ITC-CSCC), pp.591-593, Jun., 2011.