• 한국신재생에너지학회:학술대회논문집
• /
• 2005.06a
• /
• pp.196-200
• /
• 2005

In this work, we investigated simple Aㅣ/TCO/a-Si:H(n)/c-Si(p)/Al hetero-junction solar cells prepared by low temperature processes, unlike conventional thermal diffused c-Si solar cells. a-Si:H/c-Si hetero-junction solar cells are processed by low temperature deposition of n-type hydrogenated amorphous silicon (a-Si:H) films by plasma-enhanced chemical vapor deposition on textured and flat p-type silicon substrate. A detailed investigation was carried out to acquire optimization and compatibility of amorphous layer, TCO (ZnO:Al) layer depositions by changing the plasma process parameters. As front TCO and back contact, ZnO:Al and AI were deposited by rf magnetron sputtering and e-beam evaporation, respectively. The photovoltaic conversion efficiency under AMI.5 and the quantum efficiency on $1cm^2$ sample have been reported. An efficiency of $12.5\%$ is achieved on hetero-structure solar cells based on p-type crystalline silicon.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.22 no.11
• /
• pp.910-917
• /
• 2009

We have designed a new structures of Junction Field Effect Transistor(JFET) using SILVACO simulation to improve electrical properties and process reliability. The device structure and process conditions of Si control JFET(Si JFET) were determined to set cut off voltage and drain current(at Vg=0 V) to -0.46 V and $300\;{\mu}A$, respectively. Among many design parameters influencing the performance of the device, the drive-in time of p-type gate is presented most predominant effects. Therefore we newly designed SiGe JFET, in which SiGe layers were placed above and underneath of Si-channel. The presence of SiGe layer could lessen Boron into the n-type Si channel, so that it would be able to enhance the structural consistency of p-n-p junction. The influence of SiGe layer could be explained in conjunction with boron diffusion and corresponding I-V characteristics in comparison with Si-control JFET.

• Journal of the Optical Society of Korea
• /
• v.16 no.1
• /
• pp.1-5
• /
• 2012

This paper describes a 150-Mb/s monolithic optical receiver for plastic optical fiber link using a standard CMOS technology. The receiver integrates a photodiode using an N-well/P-substrate junction, a pre amplifier, a post amplifier, and an output driver. The size, PN-junction type, and the number of metal fingers of the photodiode are optimized to meet the link requirements. The N-well/P-substrate photodiode has a 200-${\mu}m$ by 200-${\mu}m$ optical window, 0.1-A/W responsivity, 7.6-pF junction capacitance and 113-MHz bandwidth. The monolithic receiver can successfully convert 150-Mb/s optical signal into digital data through up to 30-m plastic optical fiber link with -10.4 dBm of optical sensitivity. The receiver occupies 0.56-$mm^2$ area including electrostatic discharge protection diodes and bonding pads. To reduce unnecessary power consumption when the light is not over threshold or not modulating, a simple light detector and a signal detector are introduced. In active mode, the receiver core consumes 5.8-mA DC currents at 150-Mb/s data rate from a single 3.3 V supply, while consumes only $120{\mu}W$ in the sleep mode.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.31A no.12
• /
• pp.100-105
• /
• 1994

Analytical expressions for the breakdown voltage and the optimum drift region length (L$_{dr}$) of SOI (Silicon-On-Insulator) pn diodes are derived in terms of the doping concentration and the thickness of the n- drift region and the buried oxide thickness. The optimum L$_{dr}$ is obtained from the condition that the breakdown voltage of the vertical electric field of n+n- junction equals to the of the lateral electric field of n+n-p+ junction. Analytical results agree reasonably with the numerical simulations using PISCESII.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.389.2-389.2
• /
• 2016

The flexible solid state device has been widely studied as portable and wearable device applications such as display, sensor and curved circuits. A zero-bias operation without any external power consumption is a highly-demanding feature of semiconductor devices, including optical communication, environment monitoring and digital imaging applications. Moreover, the flexibility of device would give the degree of freedom of transparent electronics. Functional and transparent abrupt p/n junction device has been realized by combining of p-type NiO and n-type ZnO metal oxide semiconductors. The use of a plastic polyethylene terephthalate (PET) film substrate spontaneously allows the flexible feature of the devices. The functional design of p-NiO/n-ZnO metal oxide device provides a high rectifying ratio of 189 to ensure the quality junction quality. This all transparent metal oxide device can be operated without external power supply. The flexible p-NiO/n-ZnO device exhibit substantial photodetection performances of quick response time of $68{\mu}s$. We may suggest an efficient design scheme of flexible and functional metal oxide-based transparent electronics.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.2
• /
• pp.7-12
• /
• 2007

A SPICE-based 3-dimensional circuit model of LED(Light-Emitting Diode) was developed for the design optimization and analysis of high-brightness LEDs. An LED is represented as an array of pixel LEDs with small preassigned areas, and each of the pixel LEDs is composed of circuit networks representing the thin-film layers(n-metal, n- and p-type semiconductor layers, and p-metal), ohmic contacts, and pn-junctions. Each of the thin-film layers and contact resistances is modeled by a resistance network, and the pn-junction is modeled by a conventional pn-junction diode. It has been found that the simulation results using the model and the corresponding parameters precisely fit the measured LED characteristics.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.11
• /
• pp.1652-1657
• /
• 1989

In this research, the PN junction type Si photodiodes have been fabricated on the low doped P type(Na=7x10**14 cm**-3) and N type (Nd=4x10**14cm**-3) (100) silicon substrates. We could find out that the dark current was lower in the N type substrate than in the P type substrate. Some well designed photodiodes showed relatively good optical and electronic characteristics that the dark current is lower than 5 nA at 10V of reverse bias condition, that the breakdown voltage is higher than 250V, and that the quantum efficiency is larger than 86% at the wavelength of $6328{\AA}$

• Proceedings of the Korean Vacuum Society Conference
• /
• 1997.02a
• /
• pp.81-81
• /
• 1997

• 한국전자현미경학회:학술대회논문집
• /
• 1994.05a
• /
• pp.38-38
• /
• 1994

• Proceedings of the KIEE Conference
• /
• 1988.11a
• /
• pp.155-158
• /
• 1988

The fabrication of devices using plans technology could lend to n serious degradation in the breakdown voltage as a result of high electric field at the edges. An elegant approach to reducing the electric field at the edge is by using field limiting ring. The presence of surface charge has n strong influrence on the depletion layer spreading at the surface region because this charge complements the charge due to the ionized acceptors inside the depletion layer. Surface charge of either polarity can lower the breakdown voltage because it affects the distribution of electric field st the edges. In this paper we discuss the influrences of fixed oxide charge on the breakdown voltage of the p+/n junction with field limiting ring(or without field limiting ring).