• 한국정보디스플레이학회:학술대회논문집
• /
• 2008.10a
• /
• pp.1455-1458
• /
• 2008

Amorphous silicon (a-Si:H) thin-film transistors (TFTs) are fabricated on flexible organic polymer foil substrates. As-fabricated performance, electrical bias-stability at elevated temperatures, electrical response under mechanical flexing, and prolonged mechanical stability of the TFTs are studied. TFTs made on plastic at ultra low process temperatures of $150^{\circ}C$ show initial electrical performance like TFTs made on glass but large gate-bias stress instability. An abnormal saturation of the instability against operation temperature is observed.

• Korean Journal of Materials Research
• /
• v.33 no.12
• /
• pp.511-516
• /
• 2023

Amorphous In-Ga-Zn-O (a-IGZO) thin film transistors (TFTs) with a coplanar structure were fabricated to investigate the feasibility of their potential application in large size organic light emitting diodes (OLEDs). Drain currents, used as functions of the gate voltages for the TFTs, showed the output currents had slight differences in the saturation region, just as the output currents of the etch stopper TFTs did. The maximum difference in the threshold voltages of the In-Ga-Zn-O (a-IGZO) TFTs was as small as approximately 0.57 V. After the application of a positive bias voltage stress for 50,000 s, the values of the threshold voltage of the coplanar structure TFTs were only slightly shifted, by 0.18 V, indicative of their stability. The coplanar structure TFTs were embedded in OLEDs and exhibited a maximum luminance as large as 500 nits, and their color gamut satisfied 99 % of the digital cinema initiatives, confirming their suitability for large size and high resolution OLEDs. Further, the image density of large-size OLEDs embedded with the coplanar structure TFTs was significantly enhanced compared with OLEDs embedded with conventional TFTs.

• Journal of the Korean Applied Science and Technology
• /
• v.30 no.2
• /
• pp.290-296
• /
• 2013

We analysed interfacial traps in organic thin-film transistors (TFTs) in which pentacene and 6,13-bis(triisopropylsilylethynyl)-pentacene (TIPS-pentacene) organic semiconductors were deposited by means of vacuum-thermal evaporation and drop-coating methods, respectively. The thermally-deposited pentacene film consists of dentritic grains with the average grain size of around 1 m, while plate-like crystals over a few hundred microns are observed in the solution-processed TIPS-pentacene film. From the transfer characteristics of both TFTs, lower subthreshold slope of 1.02 V/decade was obtained in the TIPS-pentacene TFT, compared to that (2.63 V/decade) of the pentacene transistor. The interfacial trap density values calculated from the subthreshold slope are about $3.4{\times}10^{12}/cm^2$ and $9.4{\times}10^{12}/cm^2$ for the TIPS-pentacene and pentacene TFTs, respectively. Herein, lower subthreshold slope and less interfacial traps in TIPS-pentacene TFTs are attributed to less domain boundaries in the solution-processed TIPS-pentacene film.

• Journal of the Korean Applied Science and Technology
• /
• v.29 no.2
• /
• pp.199-204
• /
• 2012

Organic thin-film transistors (OTFTs) have received considerable attention because their potential applications for nano-scale thin-film structures have been widely researched for large-scale integration industries, such as semiconductors and displays. However, research in developing n-type materials and devices has been relatively shortage than developing p-type materials. Therefore, we report on the fabrication of top-contact [6,6]-phenyl-C61-butyricacidmethylester (PCBM) TFTs by using three different solvent, o-dichlorobenzene, toluene and chloroform. An appropriate choice of solvent shows that the electrical characteristics of PCBM TFTs can be improved. Moreover, our PCBM TFTs with the cross-linked Poly(4-vinylphenol) dielectric layer exhibits the most pronounced improvements in terms of the field-effect mobility (${\sim}0.034cm^2/Vs$) and the on/off current ratio (${\sim}1.3{\times}10^5$) for our results. From these results, it can be concluded that solvent-modification of an organic semiconductor in PCBM TFTs is useful and can be extended to further investigations on the PCBM TFTs having polymeric gate dielectrics. It is expected that process optimizations using solution-processing of organic semiconductor materials will allow the development of the n-type organic TFTs for low-cost electronics and various electronic applications.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2002.08a
• /
• pp.717-720
• /
• 2002

In this work, the electrical characteristics of organic thin film transistors with the surface-treated organic gate insulators have been studied. For the surface treatment, the simple rubbing technique was used. The field effect mobilities of the devices with PVP gate insulator was improved about four times as high as those of TFTs without the insulator surface treatment.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.29 no.1
• /
• pp.6-10
• /
• 2016

In this study, the effects of soft baking temperature on the solution derived ZTO (Zn-Sn-O) TFTs (thin-film transistors) as a In-free oxide semiconductor were investigated. In spite of the same hard baking at high temperature($600^{\circ}C$), the electrical properties of ZTO TFT was greatly changed by a small difference in soft baking temperature($180{\sim}250^{\circ}C$). The performance of TFT was deteriorated as the soft baking temperature increased. Therefore, it is important to remove the water-related defects well as organic impurities from the ZTO films during soft baking for fabrication of solution-derived high performance of TFTs.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1999.11a
• /
• pp.598-601
• /
• 1999

There is currently considerable interest in the applications of conjugated polymers, oligomers and small molecules for thin-film electronic devices. Organic materials have potential advantages to be utilized as semiconductors in field effect transistor and light emitting didoes. In this study, Pentacene thin film transistors(TFTs) were fabricated on glass substrate. Aluminum and Gold wei\ulcorner used fur the gate and source/drain electrodes. Silicon dioxde was deposited as a gate insulator by PECVD and patterned by R.I.E. The semiconductor layer of pentacene was thermally evaporated in vaccum at a pressure of about 10$^{-8}$ Torr and a deposition rate 0.3$\AA$/sec. The fabricated devices exhibited the field-effect mobility as large as 0.07cm$^2$/Vs and on/off current ratio larger than 10$^{7}$

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.17 no.5
• /
• pp.187-191
• /
• 2007

The device performance of ZnO-thin film transistors(ZnO-TFTs) with gate dielectrics of $SiO_2,\;SiN_x$ and Polyvinylphenol(PVP) having a bottom gate configuration were investigated. ZnO-TFTs can induce high device performance with low intrinsic carrier concentration of ZnO only by controlling gas flow rates without additional doping or annealing processes. The field effect mobility and on/off ratio of ZnO-TFTs with $SiN_x$ were $20.2cm^2V^{-1}s^{-1}\;and\;5{\times}10^6$ respectively which is higher than those previously reported. The device adoptable values of the mobility of $1.37cm^2V^{-1}s^{-1}$ and the on/off ratio of $6{\times}10^3$ were evaluated from the device with organic PVP dielectric.

• Journal of Information Display
• /
• v.6 no.2
• /
• pp.16-18
• /
• 2005

Hybrid insulator pentacene thin film transistors (TFTs) are fabricated with thermally grown oxide and cross-linked polyvinylalcohol (PVA) including surface treatment by dilute ploymethylmethacrylate (PMMA) layer on $n^+$ doped silicon wafer. Through the optimization of $SiO_2$ layer thickness in hybrid insulator structure, carrier mobility is increased to more than 35 times than that of the TFT which has only a gate insulator of $SiO_2$ at the same electric field. The carrier mobility of $1.80cm^2$/V-s, subthreshold swing of 1.81 V/decade, and $I_{on}/I_{off}$ current ratio> $1.10{\times}10^5$ are obtained less than -30 V bias condition. The result is one of the best reported performances of pentacene TFTs with hybrid insulator including cross-linked PVA layer as a gate insulator at relatively low voltage operation.

• Current Applied Physics
• /
• v.18 no.11
• /
• pp.1300-1305
• /
• 2018

The tunable electronic performance of the solution-processed semiconductor metal oxide is of great significance for the printing electronics. In current work, transparent thin-film transistors (TFTs) with indium-zinc oxide (IZO) were fabricated as active layer by a simple eco-friendly aqueous route. The aqueous precursor solution is composed of water without any other organic additives and the IZO films are amorphous revealed by the X-ray diffraction (XRD). With systematic studies of atomic force microscopy (AFM), X-ray photoemission spectroscopy (XPS) and the semiconductor property characterizations, it was revealed that the electrical performance of the IZO TFTs is dependent on the concentration of precursor solution. As well, the optimum preparation process was obtained. The concentrations induced the regulation of the electronic performance was clearly demonstrated with a proposed mechanism. The results are expected to be beneficial for development of solution-processed metal oxide TFTs.