• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2015.10a
• /
• pp.889-893
• /
• 2015

In this work, the characteristics of GIDL current in nanowire GAA MOSFET with different channel width and hot carrier stress. When the gate length is fixed as a 250nm the GIDL current with different channel width of 10nm, 50nm, 80nm, and 130nm have been measured and analyzed. From the measurement, the GIDL is increased as the channel width decreaes. However, the derive current is increased as the channel width increases. From measurement results after hot carrier stress, the variation of GIDL current is increased with decreasing channel width. Finally, the reasons for the increase of GIDL current with decreasing channel width and r device. according to hot carrier stress GIDL's variation shows big change when width and the increase of GIDL current after hot carrier stress are confirmed through the device simulation.

• Journal of Magnetics
• /
• v.13 no.4
• /
• pp.136-139
• /
• 2008

A simplified equation of depinning fields from notches of ferromagnetic Permalloy nanowires is presented. The derived equation is given in the form of an explicit function of nanowire width and thickness, and notch depth and angle. The equation agrees with all micromagnetic simulation results to an accuracy of ${\pm}$ 0.5 mT.

• Transactions on Electrical and Electronic Materials
• /
• v.13 no.2
• /
• pp.73-77
• /
• 2012

Operation of liquid crystal displays (LCDs) can be improved by monolithic integration of the pixel transistors with light emitting diodes (LEDs) on a single substrate. Conventional LCDs make use of filters to control the backlighting which reduces the overall efficiency. These LCDs also utilize LEDs in series which impose failure and they require high voltage for operation with a power factor correction. The screen of small hand-held devices can operate from moderate brightness. Therefore, III-V nanowires that are grown along with transistors over Silicon substrates can be utilized. Control of nanowire LEDs with nanowire transistors will significantly lower the cost, increase the efficiency, improve the manufacturing yield and simplify the structure of the small displays that are used in portable devices. The steps to grow nanowires on Silicon substrates are described. The vertical n-type and p-type nanowire transistors with surrounding gate structures are characterized. While biased at 0.5 V, nanowire transistors with minimum radius or channel width have an OFF current which is less than 1pA, an ON current more than 1 ${\mu}A$, a total delay less than 10 ps and a transconductance gain of more than 10 ${\mu}A/V$. The low power and fast switching characteristics of the nanowire transistor make them an ideal choice for the realization of future displays of portable devices with long battery lifetime.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.6
• /
• pp.2079-2088
• /
• 2014

In this paper, we propose new physically based threshold voltage models for short channel Surrounding Gate Silicon Nanowire Transistor with two different geometries. The model explores the impact of various device parameters like silicon film thickness, film height, film width, gate oxide thickness, and drain bias on the threshold voltage behavior of a cylindrical surrounding gate and rectangular surrounding gate nanowire MOSFET. Threshold voltage roll-off and DIBL characteristics of these devices are also studied. Proposed models are clearly validated by comparing the simulations with the TCAD simulation for a wide range of device geometries.

• Journal of Electrical Engineering and Technology
• /
• v.7 no.3
• /
• pp.396-400
• /
• 2012

Novel fabrication method of nanobridge array of various materials was proposed using suspended silicon nanowire array as a sacrificial template structure. Nanobridges of various materials can be simply fabricated by direct deposition with thermal evaporation on the top of prefabricated suspended silicon nanobridge arrays, which are used as a sacrificial structure. Since silicon nanowire can be easily removed by selective dry etching, nanobridge arrays of an intended material are finally obtained. In this paper, metal nanobridges of Ti/Au, around 50-200 nm in thickness and width, 5-20 ${\mu}m$ in length were fabricated to prove the advantages of the proposed nanowire or nanobridge fabrication method. The nanobridges of Ti/Au after complete removal of sacrificial silicon nanowire template were well-established and bending of nanobridge caused by the tensile stress was observed after silicon removing. Up to 50 nm and 10 ${\mu}m$ of silicon nanowire in diameter and length respectively was also very useful for nanowire templates.

• Journal of Magnetics
• /
• v.13 no.4
• /
• pp.167-169
• /
• 2008

The switching field of a 300 nm wide nanowire has been controlled by attaching a wide wire to it. The width of the wide wires varies from 700 nm to 2000 nm. While the connection of the two wires does not affect the switching field of the wide wires, it strongly affects the 300 nm-wire, resulting in a decrease of the switching field of the isolated wire from 175 Oe to 54 Oe when the 2000 nm-wire is connected to it. This result clearly shows that the switching field of the nanowire can be engineered by attaching a nucleation pad that has a different magnetic anisotropy.

• Journal of the Optical Society of Korea
• /
• v.12 no.2
• /
• pp.65-68
• /
• 2008

The miniband structure of a quantum dot lattice based on GaN/AlN nanowire arrays has been investigated using the finite element method and Floquet theorem. The quantum dot modes and the quantum wire modes in the nanowire arrays were graphically verified. The optimum geometries of GaN/AlN quantum wire arrays were investigated by using a correlation between the width of nanowires and the separation of the minibandgap which is to be larger than the thermal energy at room temperature.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2015.10a
• /
• pp.879-882
• /
• 2015

In this work, we have analyzed the characteristics of vertical nanowire GAA MOSFET according to channel width and the type of channel doping through the simulation. First, we compared and analyzed the characteristics of designed structures which have tilted shapes that ends of drains are fixed as 20nm and ends of sources are 30nm, 50nm, 80nm and 110nm. Second, we designed the rectangular structure which has uniform width of drain, channel and source as 50nm. We used it as a standard and designed trapezoidal structure which is tilted so that the end of drain became 20nm and reverse trapezoidal structure which is tilted so that the end of source became 20nm. We compared and analyzed the characteristic of above three structures. For the last, we used the rectangular structure, divided its channel as five parts and changed the type of the five parts of doping concentration variously. In the first simulation, when the channel width is the shortest, in the second, when the structure is trapezoid, in the third, when the center of channel is high doped show the best characteristics.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.04b
• /
• pp.77-78
• /
• 2009

We report numerical simulations to investigate of the dependence of the on/off current ratio and channel charge distributions in silicon nanowire (SiNW) field-effect transistors (FETs) on the channel width and thicknesses. In order to investigate the transport behavior in devices with different channel geometries, we have performed detailed two-dimensional simulations of SiNWFETs and control FETs with a fixed channel length L of 10um, but varying the channel width W from 5nm to 5um, and thickness t from 10nm to 30nm. We have shown that $Q_{ON}/Q_{OFF}$ drastically decreases (from ${\sim}2.9{\times}10^4$ to ${\sim}9.8{\times}10^3$) as the channel thickness increases (from 10nm to 30nm). As a result of the simulation using a quantum model, even higher charge density in the bottom of SiNW channel was observed than that in the bottom of control channel.

• Journal of the Korean Society for Precision Engineering
• /
• v.29 no.3
• /
• pp.334-338
• /
• 2012

Electrical isolation of Ag nanowire, which is one of the candidates as electrode for display devices, on polymer with femtosecond pulse laser has been investigated. Line patterning to Ag nanowire with various pulse energy and scan speed were experimented. Duo to the results of the line patterning experiment, we fabricated the isolated squares and measured electrical resistance. The profile of the selectively ablated area was analyzed with AFM(Atomic Force Microscope). The width of the patterned line was $1.8\;{\mu}m$ and the depth was $1.6\;{\mu}m$. We demonstrated electrical isolation of the Ag nanowire using femtosecond laser by evaluating the electrical resistance of the sample between isolated and opened area.