• Title/Summary/Keyword: multiple supply voltages

Search Result 12, Processing Time 0.024 seconds

A Novel Simulation of Dynamic Voltages for Multiple-trains in AT-fed Railway Power Supply (AT 교류 철도계통 내 다량 열차 운전시 새로운 동적전압 해석 알고리즘 연구)

  • Jeon, Yong-Joo;Rim, Seong-Jeoung;Jeon, Myung-Soo;Kim, Tae-Soo;Kim, Jae-Chul
    • Proceedings of the KIEE Conference
    • /
    • 2000.07b
    • /
    • pp.1399-1401
    • /
    • 2000
  • This paper presents a novel simulation of dynamic voltages in AT-fed railway power supply. Proposed algorithm is efficient and simple by using the circuit decoupling and iteration method. To verify the proposed method, we used real condition operating data and performed a several case studies. Under train is constant power, we separated each AT section to calculate a loop current, train voltage on any position. Finally, this result utilizes a planning and operation of electrical railway systems.

  • PDF

Low Power Level-Up/Down Shifter with Single Supply for the SoC with Multiple Supply (다중전원 SoC용 저전력 단일전원 Level-Up/Down Shifter)

  • Woo, Young-Mi;Kim, Doo-Hwan;Cho, Kyoung-Rok
    • The Journal of the Korea Contents Association
    • /
    • v.8 no.3
    • /
    • pp.25-31
    • /
    • 2008
  • We propose a low power level-up/down shifter with single supply that can be used at SoC with multiple supply. The proposed circuit interfaces IPs which are operated on the different supply voltages. The circuit is designed with a single supply that decreases the low power consumption and the complexity of supply routing and layout. The proposed circuit operated at 500MHz for level-up and at 1GHz for level-down. The level-up/down shifter improves noise immunity of the system at I/O circuit. The circuit is evaluated for 1.8V, 2.5V, 3.3V supply with 0.18um CMOS technology, respectively.

Multiple-Output Low Drop-Out Regulator With Constant Feedback Factor (고정 피드백 인자를 사용하는 다중출력 LDO 레귤레이터)

  • Mo, Hyunsun;Kim, Daejeong
    • Journal of IKEEE
    • /
    • v.22 no.2
    • /
    • pp.384-392
    • /
    • 2018
  • A multiple-output LDO regulator is a good choice in terms of the efficiency in embedded systems requiring various supply voltages. A small feedback factor in LDO incurs the long settling time, resulting in large ripples in the time-multiplexing strategy. A new proposed topology enhances the settling time, and hence the ripples by incorporating the constant feedback factor with different reference voltages. The simulation results of a prototype design in a standard $0.35{\mu}m$ CMOS process verify that the proposed strategy enhances the settling time and ripple characteristic by more than doubled than a conventional circuit using the feedback factor of less than 0.4.

A Study on Output Voltage Stabilization of 20W Class Multi-output QR Flyback Converter for Auxiliary Power (20W급 보조전원용 다출력 QR 플라이백 컨버터의 출력전압 안정화에 관한 연구)

  • Yoo, Jeong Sang;Gil, Yong Man;Kim, Hyun Bae;Ahn, Tae Young
    • Journal of the Semiconductor & Display Technology
    • /
    • v.20 no.3
    • /
    • pp.157-160
    • /
    • 2021
  • In this paper, a 20W class multi-output QR flyback converter for auxiliary power supply was designed to stabilize 4 output voltages, and the efficiency and load characteristics were compared and analyzed. It was checked if each output affects other output characteristics through experiment. As a result, the experimental circuit reached a high efficiency of 82.5% or more at a load power of over 20W, and the maximum power loss was 2.6W. Consequently, it was confirmed that all of 4 output voltages of the multi-output QR flyback converter constructed in this paper were stabilized within 0.5% in full-load range, and each output was independently controlled in an electrically isolated state.

Evaluation of a Self-Adaptive Voltage Control Scheme for Low-Power FPGAs

  • Ishihara, Shota;Xia, Zhengfan;Hariyama, Masanori;Kameyama, Michitaka
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.10 no.3
    • /
    • pp.165-175
    • /
    • 2010
  • This paper presents a fine-grain supply-voltage-control scheme for low-power FPGAs. The proposed supply-voltage-control scheme detects the critical path in real time with small overheads by exploiting features of asynchronous architectures. In an FPGA based on the proposed supply-voltage-control scheme, logic blocks on the sub-critical path are autonomously switched to a lower supply voltage to reduce the power consumption without system performance degradation. Moreover, in order to reduce the overheads of level shifters used at the power domain interface, a look-up-table without level shifters is employed. Because of the small overheads of the proposed supply-voltage-control scheme and the power domain interface, the granularity size of the power domain in the proposed FPGA is as fine as a single four-input logic block. The proposed FPGA is fabricated using the e-Shuttle 65 nm CMOS process. Correct operation of the proposed FPGA on the test chip is confirmed.

Analysis and Design for Ripple Generation Network Circuit in Constant-on-Time-Controlled Fly-Buck Converter (COT 제어 플라이벅 컨버터를 위한 전압 리플 보상회로의 분석 및 설계)

  • Cho, Younghoon;Jang, Paul
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.27 no.2
    • /
    • pp.106-117
    • /
    • 2022
  • Multiple output converters can be utilized when various output voltages are required in applications. Recently, one of the multiple output converters called fly-buck has been proposed, and has attracted attention due to the advantage that multiple output can be easily obtained with a simple structure. When constant on-time (COT) control is applied, the output ripple voltage must be treated carefully for control stability and voltage regulation characteristics in consideration of the inherent energy transfer characteristics of the fly-buck converter. This study analyzes the operation principle of the fly-buck converter with a ripple generation network and presents the design guideline for the improved output voltage regulation. Validity of the analysis and design guideline is verified using a 5 W prototype of the COT controlled fly-buck converter with a ripple generation network for telecommunication auxiliary power supply.

Coordinated Voltage Control Scheme for Multi-Terminal Low-Voltage DC Distribution System

  • Trinh, Phi Hai;Chung, Il-Yop;Kim, Taehoon;Kim, Juyong
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.4
    • /
    • pp.1459-1473
    • /
    • 2018
  • This paper focuses on voltage control schemes for multi-terminal low-voltage direct current (LVDC) distribution systems. In a multi-terminal LVDC distribution system, there can be multiple AC/DC converters that connect the LVDC distribution system to the AC grids. This configuration can provide enhanced reliability, grid-supporting functionality, and higher efficiency. The main applications of multi-terminal LVDC distribution systems include flexible power exchange between multiple power grids and integration of distributed energy resources (DERs) using DC voltages such as photovoltaics (PVs) and battery energy storage systems (BESSs). In multi-terminal LVDC distribution systems, voltage regulation is one of the most important issues for maintaining the electric power balance between demand and supply and providing high power quality to end customers. This paper focuses on a voltage control method for multi-terminal LVDC distribution system that can efficiently coordinate multiple control units, such as AC/DC converters, PVs and BESSs. In this paper, a control hierarchy is defined for undervoltage (UV) and overvoltage (OV) problems in LVDC distribution systems based on the control priority between the control units. This paper also proposes methods to determine accurate control commands for AC/DC converters and DERs. By using the proposed method, we can effectively maintain the line voltages in multi-terminal LVDC distribution systems in the normal range. The performance of the proposed voltage control method is evaluated by case studies.

Multiple Supply Voltage Scheduling Techniques for Minimal Energy Consumption (에너지 소모 최소화를 위한 다중 전압 스케줄링 기법)

  • Jeong, Woo-Sung;Shin, Hyun-Chul
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.9
    • /
    • pp.49-57
    • /
    • 2009
  • In this paper, we propose a multiple voltage scheduling method which reduces energy consumption considering both timing constraints and resource constraints. In the other multiple voltage scheduling techniques, high voltage is assigned to operations in the longest path and low voltage is assigned to operations that are not on the longest path. However, in those methods, voltages are assigned to specific operations restrictively. We use a simulated annealing technique, in which several voltages are assigned to specific operations flexibly regardless of whether they are on the longest path. In this paper, a post processing algorithm is proposed to further reduce the energy consumption. In some cases, designers may want to reduce the level shifters. To make tradeoff between the total energy and the number (or energy) of level shifters weighted term can be added to the cost function. When the level shifter energy is weighted six times, for example, the number of level shifters is reduced by about 24% and their energy consumption is reduced by about 20%.

An Excessive Current Subtraction Technique to Improve Dynamic Range for Touch Screen Panel Applications

  • Heo, Sanghyun;Ma, Hyunggun;Bien, Franklin
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.3
    • /
    • pp.375-379
    • /
    • 2016
  • A current subtraction technique with parallel operation system is proposed to remove excessive current in touch screen application. The proposed current subtraction remove the current which go into the input node of charge amplifier. The value of subtraction current is same with current when touch screen is not touched. As a result, charge amplifier output is only proportional to variation of mutual capacitor, which make dynamic rage is increased. Also, Transmitter (Tx) driving signal and subtraction driving signal are out of phase each other. Thus, noise generated in Tx is cancelled. The proposed IC is implemented in a mixed-mode 0.18-um CMOS process. Overall system is designed for touch screen panel (TSP) with 16 driving lines and 8 sensing lines. 5-V supply voltages are used in the proposed circuits. For multiple Tx driving signal, Walsh codes are used and signal frequency is 300 khz. By using proposed technique, dynamic rage is improved 36 dB.

Rotor Failures Diagnosis of Squirrel Cage Induction Motors with Different Supplying Sources

  • Menacer, Arezki;Champenois, Gerard;Nait Said, Mohamed Said;Benakcha, Abdelhamid;Moreau, Sandrine;Hassaine, Said
    • Journal of Electrical Engineering and Technology
    • /
    • v.4 no.2
    • /
    • pp.219-228
    • /
    • 2009
  • The growing application and the numerous qualities of induction motors (1M) in industrial processes that require high security and reliability levels has led to the development of multiple methods for early fault detection. However, various faults can occur, such as stator short-circuits and rotor failures. Traditionally the diagnosis machine is done through a sinusoidal power supply, in the present paper we study experimentally the effects of the rotor failures, such as broken rotor bars in function of the ac supplying, the load and show the impact of the converter from diagnosis of the machine. The technique diagnosis used is based on the spectral analysis of stator currents or stator voltages respectively according to the types of induction motor ac supplying. So, four different ac supplying are considered: ${\odot}$ the IM is directly by the balanced three-phase network voltage source, ${\odot}$ the IM is fed by a sinusoidal current source given the controlled by hysteresis, ${\odot}$ the IM is fed (in open loop) by a scalar control imposing through ratio V/f=constant, ${\odot}$ the IM is controlled through a vector control using space vector pulse width modulation (SVPWM) technique inverter with an outer speed loop.