• Proceedings of the KIEE Conference
• /
• 2009.07a
• /
• pp.1025_1026
• /
• 2009

This paper introduces the test a rapid pulsed power charging system for pulsed power application. The charger is designed based on three-phase series resonant inverter followed by air cooled step-up transformers. It has many advantages of lower weight, small size and high efficiency compared with large bulky traditional pulse power charging system. To apply 150kJ pulsed power system, detail test was carried out at various condition and its results shows 90% efficiency at full load condition. And additional experiments such as short, open, and self discharging during charging status are performed to verify reliable operation at abnormal condition and it was confirmed that developed capacitor charger showed very reliable operation all over the tests.

• Journal of Electrical Engineering and Technology
• /
• v.10 no.4
• /
• pp.1655-1666
• /
• 2015

This paper proposes a new approach of Field Programmable Gate Array (FPGA) controlled digital implementation of shunt active power filter (SAPF) under steady state and dynamic operations. Typical implementations of SAPF uses microprocessor and digital signal processor (DSP) but it limited for complex algorithm structure, absence of feedback loop delays and their cost can be exceed the benefit they bring. In this paper, the hardware resources of an FPGA are configured and implemented in order to overcome conventional microcontroller or digital signal processor implementations. This proposed FPGA digital implementation scheme has very less execution time and boosts the overall performance of the system. The FPGA controller integrates the entire control algorithm of an SAPF, including synchronous reference frame transformation, phase locked loop, low pass filter and inverter current controller etc. All these required algorithms are implemented with a single all-on chip FPGA module which provides freedom to reconfigure for any other applications. The entire algorithm is coded, processed and simulated using Xilinx 12.1 ISE suite to estimate the advantages of the proposed system. The coded algorithm is also defused on a single all-on-chip Xilinx Spartan 3A DSP-XC3SD1800 laboratory prototype and experimental results thus obtained match with simulated counterparts under the dynamic state and steady state operating conditions.

• Proceedings of the KIEE Conference
• /
• 2007.04c
• /
• pp.97-99
• /
• 2007

This paper presents a fuzzy logical control method to implement an on-line optimum efficiency control for Permanent Magnet Synchronous Motor. This method real-timely adjusts the output voltage of the inverter system to achieve the optimum running efficiency of the whole system. At first, the input power is calculated during the steady state in the process of efficiency optimizing. To exactly estimate the steady state of the system, this section needs check up the speed setting on timely. The second section is to calculate input power of dc-bus. The exact measurement of the voltage and current is the vital point to acquire the input power. The third section is the fuzzy logic control unit, which is the key of the whole drive system. Based on the change of input power of dc-bus and output voltage, the variable of output voltage is gained by the fuzzy logical unit. With the on-line optimizing. the whole system call fulfill the minimum input power of dc-bus on the running state. The experimental result proves that the system applied the adjustable V/f control method and the efficiency-optimizing unit possesses optimum efficiency, and it is a better choice for simple variable speed applications such as fans and pump.

• Journal of Electrical Engineering and Technology
• /
• v.13 no.6
• /
• pp.2178-2186
• /
• 2018

Online identification of load parameters is the premise of establishing a stable and highly-efficient ICPT (Inductive Coupled Power Transfer) system. However, compared with pure resistive load, precise identification of composite load, such as resistor-inductance load and resistance-capacitance load, is more difficult. This paper proposes a method for detecting the composite load parameters of ICPT system utilizing harmonics. In this system, the fundamental and harmonic wave channel are connected to the high frequency inverter jointly. The load parameter values can be obtained by setting the load equation based on the induced voltage of secondary-side network, the fundamental wave current, as well as the third harmonic current effective value received by the secondary-side current via Fourier decomposition. This method can achieve precise identification of all kinds of load types without interfering the normal energy transmission and it can not only increase the output power, but also obtain higher efficiency compared with the fundamental wave channel alone. The experimental results with the full-bridge LCCL-S type voltage-fed ICPT system have shown that this method is accurate and reliable.

• Journal of Advanced Marine Engineering and Technology
• /
• v.32 no.7
• /
• pp.1061-1067
• /
• 2008

Direct Torque Control[DTC] and Vector Control are the two schemes developed for high performance induction motor drives. DTC based induction motors are being increasingly used in various industrial applications. DTC offers fast torque response and better speed control with lesser hardware and processing costs as compared to vector controlled drives. However, conventional DTC suffers from high torque ripple, current harmonics and low performance during torque transients. In this paper a new Direct Torque Control[DTC] method of induction motor is presented. In comparison with the conventional DTC method, the PWM technique is applied to proposed control method. In this method, decoupling mechanism is not required and the torque, the flux magnitude are under control using PI controllers and generating the voltage command for inverter control. Therefore torque and speed ripple could be reduced in comparison with the conventional switching table DTC.

• Transactions of the Korean Society for Noise and Vibration Engineering
• /
• v.11 no.7
• /
• pp.253-260
• /
• 2001

A Study of interior noise reduction in the magelv train is presented. Tarin speed of interest is low such that aero-dynamic noise is negligible and power supply system is a dominant noise source. Based on the measurements of interior noise and acceleration levels during running and zero speed conditions, dominant noise sources are identified. After spectra characteristics of noise sources are investigated several noise reducing methods are studied such as STL increasement of floor panels. sealing. and absorption treatment It is found that the most important noise sources are VVVF inverter and SLM in running condition, whereas air conditioner and DC/DC converter are dominant in zero speed. Sine the major noise sources are under the floor complete sealing and high STL of the floor panel are shown to be the most crucial factors in noise reduction After sound absorbing material, which is polyurethan foam of 50 mm thickness, is thickness, is attached to the downward side of the floor in addition to sealing treatment, the interior noise is reduced by 3~4 dB.

• The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.9 no.6
• /
• pp.57-64
• /
• 1995

This paper deals with the modeling and simulation to control the torque and speed of an induction motor using field-oriented control methods. Rotor flux is estimated using the indirect sensing method based on the rotor circuit equation in the synchronously rotation reference frame, and slip angle and rotor position are calculated from rotor angular velocity and stator current. As results of modeling and digital simulation with a voltage source inverter, it is shown that the proposed scheme gives good static and dynamic performance to the induction motor drive.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.36 no.12
• /
• pp.874-887
• /
• 1987

The efficiency of a synchronous motor can be substantially improved by controlling armature voltage, field excitation, and load angle on optimum values which yield minimum input power at any specified torque and speed. This improvement is particularly noticeable in the case of light loads. In addition, the control of armature input voltage improves the power factor at which the motor operates. Employed in the analysis is a new equivalent circuit model of the motor which incorporates the frequency dependent nature of the motor parameters and the effects of iron loss. The stability of synchronous motor operation is studied by applying the Nyquist stability criterion to the linearized equations which describe the behavior of the motor as the motor loads perturb about a steady-state operating point. This investigation reveals that, in some cases, the stable region of the motor is delineated from the results of a computer simulation. With a view to reducing harmonic loss and improving torque pulsation from harmonic components, a very poweful pulse amplitude modulation (PAM) method using an 16-bit microcomputer has been developed. This method has the advantages of simplicity of control algorithms and requires small memory space for storing thyristor trigger angles for a three-phase PAM inverter. The method can be used for smooth control of both modulation depth and frequency over a wide range.

• Journal of Power Electronics
• /
• v.17 no.1
• /
• pp.106-114
• /
• 2017

In this paper, the Selective Harmonic Mitigation-PWM (SHM-PWM) method is used in single-phase and three-phase Cascaded H-Bridge (CHB) inverters in order to fulfill different power quality standards such as EN 50160, CIGRE WG 36-05, IEC 61000-3-6 and IEC 61000-2-12. Non-equal DC link voltages are used to increase the degrees of freedom for the proposed SHM-PWM technique. In addition, it will be shown that the obtained solutions become continuous and without sudden changes. As a result, the look-up tables can be significantly reduced. The proposed three-phase modulation method can mitigate up to the 50th harmonic from the output voltage, while each switch has just one switching in a fundamental period. In other words, the switching frequency of the power switches are limited to 50 Hz, which is the lowest switching frequency that can be achieved in the multilevel converters, when the optimal selective harmonic mitigation method is employed. In single-phase mode, the proposed method can successfully mitigate harmonics up to the 50th, where the switching frequency is 150 Hz. Finally, the validity of the proposed method is verified by simulations and experiments on a 9-level CHB inverter.

• Journal of Power Electronics
• /
• v.17 no.1
• /
• pp.96-105
• /
• 2017

In this paper, a hybrid modular multilevel converter (MMC) topology with an improved nearest level modulation method is proposed for medium-voltage high-power applications. The arm of the proposed topology contains N series connected half-bridge submodules (HBSMs), one full-bridge submodule (FBSM) and an inductor. By exploiting the FBSM, half-level voltages are obtained in the arm voltages. Therefore, an output voltage with a 2N+1 level number can be generated. Moreover, the total level number of the inserted submodules (SMs) is a constant. Thus, there is no pulse voltage across the arm inductors, and the SM capacitor voltage is rated. With the proposed voltage balancing method, the capacitor voltage of the HBSM is twice the voltage of the FBSM, and each IGBT of the FBSM has a relatively low switching frequency and an equalized conduction loss. The capacitor voltage balancing methods of the two kinds of SMs are implemented independently. As a result, the switching frequency of the HBSM is not increased compared to the conventional MMC. In addition, according to a theoretical calculation of the total harmonic distortion of the electromotive force (EMF), the voltage quality with the presented method can be significantly enhanced when the SM number is relatively small. Simulation and experimental results obtained with a MMC-based inverter verify the validity of the developed method.