• Title/Summary/Keyword: inverted staggered type

Search Result 12, Processing Time 0.03 seconds

Numerical Analysis of Inverted Staggered-Type Hydrogenated Amorphous Silicon Thin Film Transistor (Inverted Staggered-Type 비정질 실리콘 박막트랜지스터의 수치적 분석)

  • Oh, Chang-Ho;Park, Jin-Seok;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 1990.11a
    • /
    • pp.93-96
    • /
    • 1990
  • The characteristics of an inverted staggered-type hydrogenated amorphous silicon thin film transistor has been analyzed by employing numerical simulation. The field effect mobility and threshold voltage are characterized as a function of density of deep and tail states and lattice temperature. It has been found that the density of deep states plays an important role of determining the threshold voltage, while the field effect mobility are very sensitive to the slope of band tail states. Also, the numerically temperature dependence of field effect mobility and threshold voltage has been in good agreements with the experimental results.

  • PDF

Staggered and Inverted Staggered Type Organic-Inorganic Hybrid TFTs with ZnO Channel Layer Deposited by Atomic Layer Deposition

  • Gong, Su-Cheol;Ryu, Sang-Ouk;Bang, Seok-Hwan;Jung, Woo-Ho;Jeon, Hyeong-Tag;Kim, Hyun-Chul;Choi, Young-Jun;Park, Hyung-Ho;Chang, Ho-Jung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.16 no.4
    • /
    • pp.17-22
    • /
    • 2009
  • Two different organic-inorganic hybrid thin film transistors (OITFTs) with the structures of glass/ITO/ZnO/PMMA/Al (staggered structure) and glass/ITO/PMMA/ZnO/Al (inverted staggered structure), were fabricated and their electrical and structural properties were compared. The ZnO thin films used as active channel layers were deposited by the atomic layer deposition (ALD) method at a temperature of $100^{\circ}C$. To investigate the effect of the substrates on their properties, the ZnO films were deposited on bare glass, PMMA/glass and ITO/glass substrates and their crystal properties and surface morphologies were analyzed. The structural properties of the ZnO films varied with the substrate conditions. The ZnO film deposited on the ITO/glass substrate showed better crystallinity and morphologies, such as a higher preferred c-axis orientation, lower FWHM value and larger particle size compared with the one deposited on the PMMA/glass substrate. The field effect mobility ($\mu$), threshold voltage ($V_T$) and $I_{on/off}$ switching ratio for the OITFT with the staggered structure were about $0.61\;cm^2/V{\cdot}s$, 5.5 V and $10^2$, whereas those of the OITFT with the inverted staggered structure were found to be $0.31\;cm^2/V{\cdot}s$, 6.8 V and 10, respectively. The improved electrical properties for the staggered OITFTs may originate from the improved crystal properties and larger particle size of the ZnO active layer.

  • PDF

Current and voltage characteristics of inverted staggered type amorphous silicon thin film transistor by chemical vapour deposition (CVD증착에 의한 인버티드 스태거형 TFT의 전압 전류 특성)

  • 이우선;박진성;이종국
    • Electrical & Electronic Materials
    • /
    • v.9 no.10
    • /
    • pp.1008-1012
    • /
    • 1996
  • I-V, C-V characteristics of inverted staggered type hydrogenerated amorphous silicon thin film transistor(a-Si:H TFT) was studied and experimentally verified. The results show that the log-log plot of drain current increased by voltage increase. The saturated drain current of DC output characteristics increased at a fixed gate voltage. According to the increase of gate voltage, activation energy of electron and the increasing width of Id at high voltage were decreased. Id saturation current saturated at high Vd over 4.5V, Vg-ld hysteresis characteristic curves occurred between -15V and 15V of Vg. Hysteresis current decreased at low voltage of -15V and increased at high voltage of 15V.

  • PDF

2-Dimensional Numerical Simulation of Inverted-staggered type Amorphous Silicon TFT (비정질 실리콘 박막 트랜지스터의 2차원적 수치 해석)

  • Joo, In-Su;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 1991.11a
    • /
    • pp.257-260
    • /
    • 1991
  • The current-voltage characteristics of inverted-ataggered type a-Si TFT has been successfully obtained by 2-D simulation using Finite Difference Method. Potential and charge distibutions in a-Si TFT's has been calculated by considering localized states in the forbidden gap. The results of numerical simulation have good agreement with the our experimental data.

  • PDF

Properties of Thin Film a-Si:H and Poly-Si TFT's

  • Ahn, Byeong-Jae;Kim, Do-Young;Yoo, Jin-Su;Yi, Jun-Sin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.04a
    • /
    • pp.169-172
    • /
    • 2000
  • A-Si:H and poly-Si TFT characteristics were investigated using an inverted staggered type TFT. The poly-Si films were achieved by various anneal techniques ; isothermal, RTA, and excimer laser anneal. The TFT on as-grown a-Si:H exhibited a low field effect mobility, transconductance, and high gate threshold voltage. Some films were annealed at temperatures from $200^{\circ}C$ to $1000^{\circ}C$. The TFT on poly-Si showed an improved $I_{on}/I_{off}$ ratio of $10^6$, reduced gate threshold voltage, and increased field effect mobility by three orders. Inverter operation was examined to verify logic circuit application using the poly-Si TFTs.

  • PDF

Controll Characteristics of Electromagnetically Levitated Rigid Body Bogie-Truck and Twist Response Type of Bogie-Truck (강휴태차(剛休台車)와 비틀림 응답형태차(答型台車)의 제어특성(制御特性))

  • Kwon, B.I.;Masada, E.
    • Proceedings of the KIEE Conference
    • /
    • 1989.07a
    • /
    • pp.142-145
    • /
    • 1989
  • The electromagnetic suspension system, which is a kind of magnetic levitation, can be categorized into two groups; separate lift & guidance system and combined lift & guidance system. This paper deals with the latter system, in which lift and guidance forces are generated by a pair of staggered magnets with the inverted U- shaped rail. In this work, a rigid body bogie-truck and a twist response type of bogie-truck, which are constructed by two magnetic wheels consist of two staggered magnet pairs, are modeled, and curvature running characteristics of both types obtained by simulation are presented. Simulation result showed that curvature running characteristics of twist response type of bogie-truck is better than that of rigid body bogie-truck.

  • PDF

The Wet and Dry Etching Process of Thin Film Transistor (박막트랜지스터의 습식 및 건식 식각 공정)

  • Park, Choon-Sik;Hur, Chang-Wu
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.7
    • /
    • pp.1393-1398
    • /
    • 2009
  • Conventionally, etching is first considered for microelectronics fabrication process and is specially important in process of a-Si:H thin film transistor for LCD. In this paper, we stabilize properties of device by development of wet and dry etching process. The a-Si:H TFTs of this paper is inverted staggered type. The gate electrode is lower part. The gate electrode is formed by patterning with length of 8 ${\mu}$m${\sim}$16 ${\mu}$m and width of 80${\sim}$200 ${\mu}$m after depositing with gate electrode (Cr) 1500 ${\AA}$under coming 7059 glass substrate. We have fabricated a-SiN:H, conductor, etch-stopper and photo resistor on gate electrode in sequence, respectively. The thickness of these thin films is formed with a-SiN:H (2000 ${\mu}$m), a-Si:H(2000 ${\mu}$m) and n+a-Si:H (500 ${\mu}$m), We have deposited n-a-Si:H, NPR(Negative Photo Resister) layer after forming pattern of Cr gate electrode by etch-stopper pattern. The NPR layer by inverting pattern of upper gate electrode is patterned and the n+a-Si:H layer is etched by the NPR pattern. The NPR layer is removed. After Cr layer is deposited and patterned, the source-drain electrode is formed. In the fabricated TFT, the most frequent problems are over and under etching in etching process. We were able to improve properties of device by strict criterion on wet, dry etching and cleaning process.

A Study on the Electrical Characteristics of Organic Thin Film Transistor using Photoacryl as Gate Dielectric Layer (Photoacryl을 게이트 절연층으로 사용한 유기 박막트랜지스터의 전기적 특성에 관한 연구)

  • 김윤명;표상우;김준호;신재훈;김영관;김정수
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.15 no.2
    • /
    • pp.110-118
    • /
    • 2002
  • Organic thin film transitors(OTFT) are of interest for use in broad area electronic applications. And recently organic electroluminescent devices(OELD) have been intensively investigated for using in full-color flat-panel display. We have fabricated inverted-staggered structure OTFTs at lower temperature using the fused-ring polycyclic aromatic hydrocarbon pentacene as the active eletronic material and photoacryl as the organic gate insulator. The field effect mobility is 0.039∼0.17 ㎠/Vs, on-off current ratio is 10$\^$6/, and threshold voltage is -7V. And here we report the study of driving emitting, Ir(ppy)$_3$, phosphorescent OELD with all organic thin film transistor and investigated its electrical characteristics. The OELD with a structure of ITO/TPD/8% Ir(ooy)$_3$ doped in BCP/BCP/Alq$_3$/Li:Al/Al and OTFT with a structure of inverted-stagged Al(gate electrode)/photoacry(gate insulator)/pentacene(p-type organic semiconductor)/ Au(source-drain electrode) were fabricated on the ITP patterned glass substrate. The electrical characteristics are turn-on voltage of -10V, and maximum luminance of about 90 cd/㎡. Device characteristics were quite different with that of only OELD.

The Improvement of Fabrication Process for a-Si:H TFT's Yield (a-Si:H TFT의 수율 향상을 위한 공정 개선)

  • Hur, Chang-Wu
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.6
    • /
    • pp.1099-1103
    • /
    • 2007
  • TFT's have been intensively researched for possible electronic and display applications. Through tremendous engineering and scientific efforts, a-Si:H TFT fabrication process was greatly improved. In this paper, the reason on defects occurring at a-Si:H TFT fabrication process is analyzed and solved, so a-Si:H TFT's yield is increased and reliability is improved. The a-Si:H TFT of this paper is inverted staggered type TFT. The gate electrode is formed by patterning with length of $8{\mu}m{\sim}16{\mu}m$ and width of $80{\sim}200{\mu}m$ after depositing with gate electrode (Cr). We have fabricated a-SiN:H, conductor, etch-stopper and photo-resistor on gate electrode in sequence, respectively. We have deposited n+a-Si:H, NPR(Negative Photo Resister) layer after forming pattern of Cr gate electrode by etch-slower pattern. The NPR layer by inverting pattern of upper Sate electrode is patterned and the n+a-Si:H layer is etched by the NPR pattern. The NPR layer is removed. After Cr layer is deposited and patterned, the source-drain electrode is formed. The a-Si:H TFT made like this has problems at photo-lithography process caused by remains of PR. When sample is cleaned, this remains of PR makes thin chemical film on surface and damages device. Therefor, in order to improve this problem we added ashing process and cleaning process was enforced strictly. We can estimate that this method stabilizes fabrication process and makes to increase a-Si:H TFT's yield.

Anneal Temperature Effects on Hydrogenated Thin Film Silicon for TFT Applications

  • Ahn, Byeong-Jae;Kim, Do-Young;Yoo, Jin-Su;Junsin Yi
    • Transactions on Electrical and Electronic Materials
    • /
    • v.1 no.2
    • /
    • pp.7-11
    • /
    • 2000
  • a-Si:H and poly-Si TFT(thin film transistor) characteristics were investigated using an inverted staggered type TFT. The TFT an as-grown a-Si:H exhibited a low field effect mobility, transconductance, and high gate threshold voltage. The poly-Si films were achieved by using an isothermal and RTA treatment for glow discharge deposited a-Si:H films. The a-Si:H films were cystallized at the various temperature from 600$^{\circ}C$ to 1000$^{\circ}C$. As anneal temperature was elevated, the TFT exhibited increased g$\sub$m/ and reduced V$\sub$ds/. V$\sub$T/. The poly-Si grain boundary passivation with grain boundary trap types and activation energies as a function of anneal temperature. The poly-si TFT showed an improved I$\sub$nm//I$\sub$off/ ratio of 10$\^$6/, reduced gate threshold voltage, and increased field effect mobility by three orders.

  • PDF