• Title/Summary/Keyword: interleaving scheme

Search Result 59, Processing Time 0.025 seconds

Cell-interleavd VC merging scheme for multipoint-to-multipoint communication in ATM network (ATM 망에서의 다자간 통신을 위한 cell-interleaved VC merging 기법)

  • 신상헌
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.9A
    • /
    • pp.1431-1440
    • /
    • 2000
  • In order to support efficiently the multimedia applications, such as virtual classroom, video conferencing and tele-medical, the efficient multipoint-to-multipoint(MP-to-MP) connection management function is essential. Shared tree is reported as the most useful method for this purpose. In this paper we propose a new MP-to-MP connection setup & management scheme, called CIMA(Cell Interleaved Multiplexing on ATM) scheme,which is a VC merging method for MP-to-MP communication using shared tree. In the CIMA scheme,MRM cell delivers the cell merging information to the next node. The receiving node can identfy cells which arrived through a channel using the same VPI/VCI by the merging information in the MRM cell. Therefore the CIMA scheme can solve easily the Cell Interleaving Problem(CIP) that happens in VC merging. We analyzed the overhead of the proposed CIMA by mathematical analysis,and simulated the buffer usage of CIMA with OPNET. As the result of analysis,we found that the CIMA scheme has acceptable merging overhead and doesn't cause the buffer scare problem.

  • PDF

A Delayed Multiple Copy Retransmission Scheme for Data Communication in Wireless Networks

  • Niu, Zhisheng;Wu, Yi;Zhu, Jing
    • Journal of Communications and Networks
    • /
    • v.5 no.3
    • /
    • pp.222-229
    • /
    • 2003
  • In this paper, we propose a delayed multiple copy retransmission (DMCR) scheme for data communication in wireless networks, by which multiple copies of a lost link layer frame are retransmitted one-by-one with a retransmission delay in between. The number of the copies gradually increases with the number of retransmissions. Furthermore, for implementation of the DMCR scheme in practical mobile communication system, we also propose a dynamic retransmission scheme by interleaving and a new round-robin scheduling algorithm. We compare our scheme with the previous non-delayed retransmission schemes on the performance of frame loss probability, channel capacity and total transmission time. Numerical results show that the DMCR scheme can achieve higher performance. The effect of the delay time on endto-end TCP throughput is investigated as well.

Digitally Controlled Interleaving Tapped-Inductor Boost Converter for Photovoltaic Module Integrated Converters (PV MIC)

  • Lee, Jye-June;Kim, Jitae;Bae, Hyunsu;Cho, B.H.
    • Proceedings of the KIPE Conference
    • /
    • 2010.11a
    • /
    • pp.74-75
    • /
    • 2010
  • As global warming due to burning fossil fuels and natural resource depletion issues have emerged, the development of renewable energy sources such as photovoltaics (PV) has been brought to recent interest. Amongst the vast efforts to harvest and convert solar energy into electricity, the module integrated converters (MIC) has become a worthy topic of research for grid-connected photovoltaic systems. Due to the required high-boosting qualities, only a restricted amount of DC/DC converter topologies can be applied to MICs. This paper investigates the possibility of a tapped-inductor boost converter as a candidate for PV MICs. A dual-inductor interleaving scheme operating slightly above the boundary of the two conduction modes (BCM) is suggested for reduction of input current ripple and minimization of component stress. A digital controller is used for implementation, assuring maximum power tracking and transfer while providing sufficient computational space for other grid connectivity applications, etc. For verification, a 200W converter is designed and simulated via computer software including component losses. High efficiency over a wide power range proves the feasibility of the proposed PV MIC system.

  • PDF

An FPGA Design of High-Speed Turbo Decoder

  • Jung Ji-Won;Jung Jin-Hee;Choi Duk-Gun;Lee In-Ki
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.6C
    • /
    • pp.450-456
    • /
    • 2005
  • In this paper, we propose a high-speed turbo decoding algorithm and present results of its implementation. The latency caused by (de)interleaving and iterative decoding in conventional MAP turbo decoder can be dramatically reduced with the proposed scheme. The main cause of the time reduction is to use radix-4, center to top, and parallel decoding algorithm. The reduced latency makes it possible to use turbo decoder as a FEC scheme in the real-time wireless communication services. However the proposed scheme costs slight degradation in BER performance because the effective interleaver size in radix-4 is reduced to an half of that in conventional method. To ensure the time reduction, we implemented the proposed scheme on a FPGA chip and compared with conventional one in terms of decoding speed. The decoding speed of the proposed scheme is faster than conventional one at least by 5 times for a single iteration of turbo decoding.

A Buffer Architecture based on Dynamic Mapping table for Write Performance of Solid State Disk (동적 사상 테이블 기반의 버퍼구조를 통한 Solid State Disk의 쓰기 성능 향상)

  • Cho, In-Pyo;Ko, So-Hyang;Yang, Hoon-Mo;Park, Gi-Ho;Kim, Shin-Dug
    • The KIPS Transactions:PartA
    • /
    • v.18A no.4
    • /
    • pp.135-142
    • /
    • 2011
  • This research is to design an effective buffer structure and its management for flash memory based high performance SSDs (Solid State Disks). Specifically conventional SSDs tend to show asymmetrical performance in read and /write operations, in addition to a limited number of erase operations. To minimize the number of erase operations and write latency, the degree of interleaving levels over multiple flash memory chips should be maximized. Thus, to increase the interleaving effect, an effective buffer structure is proposed for the SSD with a hybrid address mapping scheme and super-block management. The proposed buffer operation is designed to provide performance improvement and enhanced flash memory life cycle. Also its management is based on a new selection scheme to determine random and sequential accesses, depending on execution characteristics, and a method to enhance the size of sequential access unit by aggressive merging. Experiments show that a newly developed mapping table under the MBA is more efficient than the basic simple management in terms of maintenance and performance. The overall performance is increased by around 35% in comparison with the basic simple management.

Cryptanalysis of Bresson-Chevassut-Essiari-Pointcheval′s Key Agreement Scheme for Low-Power Mobile Devices (Bresson-Chevassut-Essiari-Pointcheval의 저전력 모바일 장치를 위한 키 동의 방식의 안전성 분석)

  • Nam Junghyun;Lee Younggyo;Kim Seungioo;Won Dongho
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.15 no.1
    • /
    • pp.67-76
    • /
    • 2005
  • Bresson et al. have recently proposed an efficient group key agreement scheme well suited for a wireless network environment. Although it is claimed that the proposed scheme is provably secure under certain intractability assumptions, we show in this paper that this claim is unfounded, breaking the allegedly secure scheme in various ways.

Unequal Error Protection and Error Concealment Schemes for the Transmission of H.263 Video over Mobile Channels

  • Hong, Won-Gi;Ko, Sung-Jea
    • Journal of IKEEE
    • /
    • v.2 no.2 s.3
    • /
    • pp.285-293
    • /
    • 1998
  • This paper presents unequal error protection and error concealment techniques far robust H.263 video transmission over mobile channels. The proposed error protection scheme has three major features. First, it has the capability of preventing the loss of synchronization information in H.263 video stream as much as possible that the H.263 decoder can resynchronize at the next decoding point, if errors are occurred. Secondly, it employs an unequal error protection scheme to support variable coding rates using rate compatible punctured convolutional (RCPC) codes, dividing the encoded stream into two classes. Finally, a macroblock-interleaving scheme is employed in order to minimize the corruption of consecutive macroblocks due to burst errors, which can make a proper condition for error concealment. In addition, to minimize the spatial error propagations due to the variable length codes, a fast resynchronization scheme at the group of block layer is developed for recovering subsequent error-free macroblocks following the damaged macroblock. futhermore, error concealment techniques based on both side match criterion and overlapped block motion compensation (OBMC) are employed at the source decoder so that it can not only recover the lost macroblock more accurately, but also reduce blocking artifacts. Experimental results show that the proposed scheme can be an effective error protection scheme since proper video quality can be maintained under various channel bit error rates.

  • PDF

Performance Analysis of Interleaved Super Orthogonal Convolutional Coded UWB-IR System for Wireless Fading Environment (무선 페이딩 환경에 적합한 인터리브된 초직교 길쌈 부호화 UWB-IR 시스템의 성능 분석)

  • Kim Chang-Joong;Lee Ho-Kyoung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.6 s.97
    • /
    • pp.556-562
    • /
    • 2005
  • In this paper, we propose interleaved super-orthogonal convolutional coded ultra wide-band impulse radio(ISOC-UWB-IR) system, and analyze its performance. The proposed system uses interleaver and deinterleaver to decorrelate the temporal correlation of the fading process and to obtain the diversity gain. We also suggest the three types of interleavers, which are pulse-wise interleaver(PI), pulse sub-group-wise interleaver(PSGI), and pulse group-wise interleaver(PGI). Performance analysis result shows that the interleaving scheme, rather than the code rate of super orthogonal convolutional code(SOC) encoder, affects the performance for the Rayleigh fading channel.

Performance Analysis of the Trellis-Coded 8DPSK with Multiple Symbol Differential Detection (다중 심볼 차동 검파를 이용한 트렐리스 부호화된 8DPSK의 성능 분석)

  • 문태현;김한종;홍대식;강창언
    • The Proceeding of the Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.4 no.3
    • /
    • pp.54-62
    • /
    • 1993
  • In this paper, performance comparisions of MTCM systems with 8DPSK over mobile communication channels are obtained by computer simulation. The multiple symbol differential detection scheme is introduced in order to improve the bit error rate performance in the detection of the trellis-coded 8DPSK system. Rician fading channels are used as test channels. The simula- tion results show that the trellis-coded 8DPSK system with multiple symbol detection gives better performance than that of the uncoded DQPSK system. And symbol by symbol interleaving method gives better performance than the symbol pair interleaving method.

  • PDF

Performance of Trellis coded 8PSK System in L/Ka-band Land Mobile Satellite Channel (L/Ka-band 육상 이동위성통신 채널에서 Trellis coded 8PSK 시스템의 성능)

  • 이동훈;서종수
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.11 no.2
    • /
    • pp.158-165
    • /
    • 2000
  • In this paper, the transmission channels of L-band and Ka-band multi-media satellite communication systems for the land mobile satellite(LMS) communication service are modeled. Trellis coded(TC) 8PSK is proposed as a power and bandwidth efficient digital transmission scheme for the LMS system, and its error probability performance is analyzed. Block interleaving and deinterleaving are applied to the transmitter and receiver of LMS system respectively in order to compensate for the BER performance degradation of TC-8PSK caused by multipath fading. Viterbi equalizer is also employed in the receiver for channel equalization, and the corresponding BER performance improvement is analyzed.

  • PDF