An FPGA Design of High-Speed Turbo Decoder

  • Published : 2005.06.01

Abstract

In this paper, we propose a high-speed turbo decoding algorithm and present results of its implementation. The latency caused by (de)interleaving and iterative decoding in conventional MAP turbo decoder can be dramatically reduced with the proposed scheme. The main cause of the time reduction is to use radix-4, center to top, and parallel decoding algorithm. The reduced latency makes it possible to use turbo decoder as a FEC scheme in the real-time wireless communication services. However the proposed scheme costs slight degradation in BER performance because the effective interleaver size in radix-4 is reduced to an half of that in conventional method. To ensure the time reduction, we implemented the proposed scheme on a FPGA chip and compared with conventional one in terms of decoding speed. The decoding speed of the proposed scheme is faster than conventional one at least by 5 times for a single iteration of turbo decoding.

Keywords

References

  1. C.Berrou, A.Glavieus, and P.Thitimajshima, 'Near Shanon Limit Error-Correcting Coding and Decoding: Turbo-Codes,' in proc. ICC93, pp.1064-1070, May 1993
  2. P.Robertson,E.Villebrun, and P.Hoeher, 'A Comparison of Optimal and Sub-Optimal MAP DecodingAlgorithms Operating in the Log Domain,' ICC95,pp.1009-1013. 1995
  3. D.Divsalar and F.Pollara, 'Serial and Hybrid Concatenated Codes with Applications,' Proceedings of the International Symposium on Turbo Codes & Related Topics, pp.80-87 September 1997
  4. S. Benedetto et. al., 'Soft Output Decoding Algorithm in Iterative Decoding of Turbo Codes,' TDA progress rep. 42-124, Jet Propulsion Lab., Pasadena, CA, pp. 63-87, February 1996
  5. P.Hoeher, 'New Iterative(Turbo) Decoding Algorithms,' Proceedings of the International Symposium on Turbo Codes & Related Topies, pp.63-70, September 1997
  6. S.S. Pietrobon, 'Implementation and performance of a serial MAP decoder forin an iterative turbo decoder,' in Proc., IEEE Int. Symposium on InformationTheory, pp. 471-480, 1995
  7. S.S.Pietrobon, 'Implementation and Performance of a Turbo/MAP Decoder,' International Journal of Satellite Communications, vol.16, . pp.23-46, 1998 https://doi.org/10.1002/(SICI)1099-1247(199801/02)16:1<23::AID-SAT590>3.0.CO;2-W
  8. Bernard Sklar, 'A Primer on Turbo Code Concepts,' IEEE Communications December 1997
  9. D. Divsalar and F. Pollara, 'Multiple Turbo Codes for Deep-SpaceComunications,' TDA progress rep. 42-141, Jet Propulsion Lab., Paradena, CA,66-77, May 1995
  10. S.Benedetto and G.Montorsi, 'Unveiling Turbo Codes: Some Results onParallel Concatenated Coding Schrnes,' IEEE Transaction on Information vol.42, no. 2, pp.409-429, March 1996 https://doi.org/10.1109/18.485713