• Title/Summary/Keyword: extended codes

Search Result 108, Processing Time 0.02 seconds

Extended Hadamard Codes for Spectral-Amplitude-Coding Optical CDMA (Spectral-Amplitude-Coding Optical CDMA를 위한 Extended Hadamard Code)

  • Jhee, Yoon-Kyoo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.5
    • /
    • pp.10-15
    • /
    • 2010
  • Good performance of spectral-amplitude-coding optical CDMA can be obtained using codes based upon Hadamard matrices, but Hadamard codes have very restrictive code lengths of $2^n$. In this paper a new code family, namely extended Hadamard code, is proposed to relax the code length restriction and the number of simultaneous users. The improved performance of the proposed system is analysed with the consideration of phase-induced intensity noise(PIIN).

AN ALTERED GROUP RING CONSTRUCTION OF THE [24, 12, 8] AND [48, 24, 12] TYPE II LINEAR BLOCK CODE

  • Shefali Gupta;Dinesh Udar
    • Bulletin of the Korean Mathematical Society
    • /
    • v.60 no.3
    • /
    • pp.829-844
    • /
    • 2023
  • In this paper, we present a new construction for self-dual codes that uses the concept of double bordered construction, group rings, and reverse circulant matrices. Using groups of orders 2, 3, 4, and 5, and by applying the construction over the binary field and the ring F2 + uF2, we obtain extremal binary self-dual codes of various lengths: 12, 16, 20, 24, 32, 40, and 48. In particular, we show the significance of this new construction by constructing the unique Extended Binary Golay Code [24, 12, 8] and the unique Extended Quadratic Residue [48, 24, 12] Type II linear block code. Moreover, we strengthen the existing relationship between units and non-units with the self-dual codes presented in [10] by limiting the conditions given in the corollary. Additionally, we establish a relationship between idempotent and self-dual codes, which is done for the first time in the literature.

Performance of Successive-Cancellation List Decoding of Extended-Minimum Distance Polar Codes (최소거리가 확장된 극 부호의 연속 제거 리스트 복호 성능)

  • Ryu, Daehyeon;Kim, Jae Yoel;Kim, Jong-Hwan;Kim, Sang-Hyo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38C no.1
    • /
    • pp.109-117
    • /
    • 2013
  • Polar codes are the first provable error correcting code achieving the symmetric channel capacity in a wide case of binary input discrete memoryless channel(BI-DMC). However, finite length polar codes have an error floor problem with successive-cancellation list(SCL) decoder. From previous works, we can solve this problem by concatenating CRC(Cyclic Redundancy Check) codes. In this paper we propose to make polar codes having extended-minimum distance from original polar codes without outer codes using correlation with generate matrix of polar codes and that of RM(Reed-Muller) codes. And we compare performance of proposed polar codes with that of polar codes concatenating CRC codes.

Selection-based Low-cost Check Node Operation for Extended Min-Sum Algorithm

  • Park, Kyeongbin;Chung, Ki-Seok
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.15 no.2
    • /
    • pp.485-499
    • /
    • 2021
  • Although non-binary low-density parity-check (NB-LDPC) codes have better error-correction capability than that of binary LDPC codes, their decoding complexity is significantly higher. Therefore, it is crucial to reduce the decoding complexity of NB-LDPC while maintaining their error-correction capability to adopt them for various applications. The extended min-sum (EMS) algorithm is widely used for decoding NB-LDPC codes, and it reduces the complexity of check node (CN) operations via message truncation. Herein, we propose a low-cost CN processing method to reduce the complexity of CN operations, which take most of the decoding time. Unlike existing studies on low complexity CN operations, the proposed method employs quick selection algorithm, thereby reducing the hardware complexity and CN operation time. The experimental results show that the proposed selection-based CN operation is more than three times faster and achieves better error-correction performance than the conventional EMS algorithm.

Improved Upper Bounds on Low Density Parity Check Codes Performance for the Input Binary AWGN Channel

  • Yu Yi;Lee, Moon-Ho
    • Proceedings of the IEEK Conference
    • /
    • 2002.06a
    • /
    • pp.323-326
    • /
    • 2002
  • In this paper, we study the improved bounds on the performance of low-density parity-check (LDPC) codes over binary-input additive white Gaussian noise (AWGN) channels with belief propagation (BP) decoding in log domain. We define an extended Gallager ensemble based on a new method of constructing parity check matrix and make use of this way to improve upper bound of LDPC codes. At the same time, many simulation results are presented in this paper. These results indicate the extended Gallager ensembles based on Hamming codes have typical minimum distance ratio, which is very close to the asymptotic Gilbert Varshamov bound and the superior performance which is better than the original Gallager ensembles.

  • PDF

ON GENERALIZATIONS OF SKEW QUASI-CYCLIC CODES

  • Bedir, Sumeyra;Gursoy, Fatmanur;Siap, Irfan
    • Bulletin of the Korean Mathematical Society
    • /
    • v.57 no.2
    • /
    • pp.459-479
    • /
    • 2020
  • In the last two decades, codes over noncommutative rings have been one of the main trends in coding theory. Due to the fact that noncommutativity brings many challenging problems in its nature, still there are many open problems to be addressed. In 2015, generator polynomial matrices and parity-check polynomial matrices of generalized quasi-cyclic (GQC) codes were investigated by Matsui. We extended these results to the noncommutative case. Exploring the dual structures of skew constacyclic codes, we present a direct way of obtaining parity-check polynomials of skew multi-twisted codes in terms of their generators. Further, we lay out the algebraic structures of skew multipolycyclic codes and their duals and we give some examples to illustrate the theorems.

QUADRATIC RESIDUE CODES OVER ℤ9

  • Taeri, Bijan
    • Journal of the Korean Mathematical Society
    • /
    • v.46 no.1
    • /
    • pp.13-30
    • /
    • 2009
  • A subset of n tuples of elements of ${\mathbb{Z}}_9$ is said to be a code over ${\mathbb{Z}}_9$ if it is a ${\mathbb{Z}}_9$-module. In this paper we consider an special family of cyclic codes over ${\mathbb{Z}}_9$, namely quadratic residue codes. We define these codes in term of their idempotent generators and show that these codes also have many good properties which are analogous in many respects to properties of quadratic residue codes over finite fields.

Hybrid decision decoding for the extended hamming codes (확대 Hamming 부호에 대한 혼합판정 복호기법)

  • 정창기;이응돈;김정구;주언경
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.2
    • /
    • pp.32-39
    • /
    • 1996
  • Hybrid decision decoding for the extended hamming codes without retransmission, which is a combination of hard and soft decision decoding, is proposed and its performance is analyzed in this paper. As results, hybsrid decision decoding shows a little bit higher residual bit error rate than soft decision decoding. However, as the size of the extended hamming code increases, the difference of th enumber of comparisons increases further. In addition, hybrid decision decoding shows almost same residual bit error rate as hard decision decoding with retrassmission and shows much lower residual bit error rate than hard decision decoding without retransmission.

  • PDF

Comparison of different codes using fragility analysis of a typical school building in Türkiye: Case study of Bingöl Çeltiksuyu

  • Ibrahim Baran Karasin;Mehmet Emin Oncua
    • Earthquakes and Structures
    • /
    • v.25 no.4
    • /
    • pp.235-247
    • /
    • 2023
  • Bingöl, a city in eastern Türkiye, is located at a very close distance to the Karlıova Region which is a junction point of the North Anatolian Fault Zone and Eastern Anatolian Fault Zone. By bilateral step over of North Anatolian Fault Zone and Eastern Anatolian Fault Zone each other there occurred NorthWest-SouthEast extended right-lateral and NorthEast-SouthWest extended left-lateral fault zones. In this paper, a typical school building located in Bingöl Çeltiksuyu was selected as the case study. Information on the school building and Bingöl Earthquake (2003) have been given in the paper. This study aimed to determine the fragility curves of the school building according to HAZUS 2022, Turkish Seismic Codes 1998, 2007 and 2018. These codes have been introduced in terms of damage limits. Incremental dynamic analysis is a parametric analysis method that has recently emerged in several different forms to estimate more thoroughly structural performance under seismic loads. Fragility analysis is commonly using to estimate the damage probability of buildings. Incremental Dynamic Analysis have performed, and 1295 Incremental Dynamic Analysis output was evaluated to obtain fragility curves. 20 different ground motion records have been selected with magnitudes between 5.6M and 7.6M. Scaling factors of these ground motions were selected between 0.1g and 2g. Comparison has been made between HAZUS 2022 and Turkish Seismic Codes 1998, 2007 and 2018 in terms of damage states and how they affected fragility curves. TSC 1998 has more conservative strictions along with TSC 2018 than TSC2007 and HAZUS moderate and extensive damage limits.

64 Bit EISC Processor Design (64 Bit EISC 프로세서 설계)

  • 임종윤;이근택
    • Proceedings of the IEEK Conference
    • /
    • 2000.06b
    • /
    • pp.161-164
    • /
    • 2000
  • The architecture of microprocessor for a embedded system should be one that can perform more tasks with fewer instruction codes. The machine codes that high-level language compiler produces are mainly composed of specific ones, and codes that have small size are more frequently used. Extended Instruction Set Architecture (EISC) was proposed for that reason. We have designed pipe-line system for 64 bit EISC microprocessor. function level simulator was made for verification of design and instruction set architecture was also verified by that simulator. The behavioral function of synthesized logic was verified by comparison with the results of cycle-based simulator.

  • PDF